Skip to main content
SpringerLink
Log in

Design and Performance Analysis of Core-Shell Dual Metal-Dual Gate Cylindrical GAA Silicon Nanotube-TFET

  • Original Paper
  • Published:
Silicon Aims and scope Submit manuscript

Abstract

For experiencing phenomenon at nanoscale regimes, Nanotube FETs have been explored quite attentively due to their ever-increasing application in low power electronics. Nanotubes have a unique property of forming a Gate All around configuration, which imparts the device with appropriate electrostatic control and at the same time providing it with a superior exemption from short channel effects. In this letter, we have proposed a Hetero Metal (HM)-Dual Gate (DG) All around Core-Shell (CS) Nanotube (NT) TFET. Different metal work functions for both the core and shell gates have been employed and compared the proposed device with a Single Metal Gate All around configuration. The HM-DG NT-TFET yielded better analog and RF characteristics like better ION (2.68X10−6A/μm), improved ION/IOFF (4.66X1012) and Subthreshold slope (19 mV/dec). The proposed device showed almost identical Cgg when compared to the Single Metal (SM) NT-TFET although transconductance (gm) and unity gain frequency (fT) were found to be far better than Single-Metal GAA Configuration that indicates towards the device being a propitious candidate in RF circuits. The devices were also compared based on linear parameters for which the proposed device exhibited superior results.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Bhuwalka K, Schulze J, Eisele I (2005) Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering. IEEE Trans Electron Devices 52(5):909–917

    Article  CAS  Google Scholar 

  2. Baksh SS, Sarin RK, Amin SI, Anand S (2018) Design of GaAs based Junctionless field effect transistor and its performance evaluation. J Nanoelectron Optoelectron 13(1):32–37

    Article  CAS  Google Scholar 

  3. Jain N, Raj B (2018) Parasitic capacitance and resistance model development and optimization of raised source/drain SOI fin FET structure for analog circuit applications. J Nanoelectron Optoelectron 13(4):531–539

    Article  CAS  Google Scholar 

  4. Bhuwalka K, Schulze J, Eisele I (2005) Scaling the vertical tunnel FET with tunnel bandgap modulation and gate work function engineering. IEEE Trans Electron Devices 52(5):909–917

    Article  CAS  Google Scholar 

  5. Jain N, Raj B (2018) Parasitic capacitance and resistance model development and optimization of raised source/drain SOI FinFET structure for analog circuit applications. J Nanoelectron Optoelectron 13(4):531–539

    Article  CAS  Google Scholar 

  6. Jhaveri R, Nagavarapu V, Woo JCS (2011) Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor. IEEE Trans Electron Devices 58(1):80–86

    Article  CAS  Google Scholar 

  7. Anand S,·Amin SI, Sarin RK (2016) Analog performance investigation of dual electrode based doping-less tunnel FET. J Comput Electron. https://doi.org/10.1007/s10825-015-0771-4

  8. Boucart K, Ionescu AM, Member, IEEE (2007) Double gate tunnel FET with high-K gate dielectric. IEEE Trans Electron Devices 54(7)

  9. Anand S, Sarin RK (2016) Analog and RF performance of doping-less tunnel FETs with Si0.55Ge0.45 source. J Comput Electron 15:850–856

    Article  CAS  Google Scholar 

  10. ATLAS (2012) User manual: device simulation software. Silvaco International, Santa Clara

    Google Scholar 

  11. Musalgaonkar G, Saxena RS, Sahay S, Kumar MJ (2019) A line tunneling field-effect transistor based on misaligned core-shell gate architecture in emerging nanotube FETs. IEEE Trans Electron Devices. https://doi.org/10.1109/TED.2019.2910156

  12. Chen ZX, Yu HY, Singh N, Shen NS, Sayanthan RD, Lo GQ, Kwong DL (2009) Demonstration of tunneling FETs based on highly scalable vertical silicon nanowires. IEEE Electron Device Lett 30(7):754–756. https://doi.org/10.1109/LED.2009.2021079

    Article  CAS  Google Scholar 

  13. Kumar N, Raman A (2019) Design and investigation of charge-plasma-based work function engineered dual-metal-heterogeneous gate Si-Si0.55Ge0.45 GAA-cylindrical NWTFET for Ambipolar analysis. IEEE Trans Electron Devices 66(3):1468–1474

    Article  CAS  Google Scholar 

  14. Yoon J-S, Kim K, Baek C-K (2017) Core-shell homojunction silicon vertical nanowire tunneling field-effect transistors. Sci Rep 7:41142. https://doi.org/10.1038/srep41142

    Article  CAS  PubMed  PubMed Central  Google Scholar 

  15. Kumar SP, Agrawal A, Chaujar R et al (2011) Device linearity and intermodulation distortion comparison of dual material gate and conventional AlGaN/GaN high electron mobility transistor. Microelectron Reliab 53:587–596

    Article  Google Scholar 

  16. Ghosh P, Haldar S, Gupta RS et al (2012) An investigation of linearity performance and intermodulation distortion of GME CGT MOSFET for RFIC design. IEEE Trans Electron Devices 59:3263–3268

    Article  Google Scholar 

  17. Woerlee PH, Knitel MJ, Langevelde RV et al (2001) RF-CMOS performance trends. IEEE Trans Electron Devices 48:1776–1782

    Article  Google Scholar 

  18. Niu G, Liang Q, Cressler JD et al (2001) RF linearity characteristics of SiGe HBTs. IEEE Trans Microw Theory Tech 49:1558–1565

    Article  Google Scholar 

  19. Kang S, Choi B, Kim B (2003) Linearity analysis of CMOS for RF application. IEEE Trans Microw Theory Tech 51:972–977

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Amity University, Noida, 201313, India

    Umar Mushtaq & Sunny Anand

  2. NIT Jalandhar, Punjab, 144011, India

    Naveen Kumar

  3. Jamia Millia Islamia, New Delhi, India

    Intekhab Amin

Authors
  1. Umar Mushtaq
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Naveen Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Sunny Anand
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Intekhab Amin
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Naveen Kumar.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Mushtaq, U., Kumar, N., Anand, S. et al. Design and Performance Analysis of Core-Shell Dual Metal-Dual Gate Cylindrical GAA Silicon Nanotube-TFET. Silicon 12, 2355–2363 (2020). https://doi.org/10.1007/s12633-019-00329-9

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-019-00329-9

Keywords

Search

Navigation