Abstract
Using a patented defect avoidance technique, high yield production of high density SRAM devices (ULSI SRAMs) can be achieved one process generation ahead of the rest of the industry. Production wafer yields as high as 100% and long-term average yields above 80% are reported on Inova's monolithic, 1.2μ, 320 square mm, one megabit SRAM demonstrating a practical method of achieving wafer scale integration. A yield model is presented and used to determine the optimized architecture and redundancy scheme for Inova's four megabit SRAM and to predict yield as a function of defect density. Achievement of a working 8M-bit experimental device using a 1.2μ process is also reported.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
B. Warren, W. Richardson, K. Kanegawa, C. Arnell, “A One Megabit SRAM Fabricated with 1.2μ Technology”,Proceedings of the International Conference on Wafer Scale Integration, 1989, pp. 47–53.
E. Sack, R. Lyman, and G. Chang, “Evolution of the Concept of a Computer on a Slice,”Proceedings of the IEEE, vol. 52, 1964, pp. 1713–1720.
R. Petritz, “Current Status of Large Scale Integration,”IEEE Journal of Solid State Circuits, vol. 4, 1967, pp. 130–146.
N. Strader and J. Kilby, “Wafer Scale Integration—Historical Perspective,” Semiconductor Research Corporation Workshop, “Wafer Scale Integration: An Assessment,” 1984.
D. Calhoun, “The Pad Relocation Technique for Interconnecting LSI Arrays of Imperfect Yield,”Fall Joint Computer Conference Proceedings, vol. 35, 1969, pp. 99–109.
R. Aubusson and I. Catt, “Wafer-Scale Integration: A New Approach,”3rd European Solid State Circuits Conference Digest, 1977, pp. 76–78.
Y. Hsia, G. Chang and F. Erwin, “Adaptive Wafer Scale Integration,”Proceedings of the IEEE 1979 International Conference on Solid State Devices, 1979, vol. 19, pp. 193–202.
J. Raffel, “On the Use of Nonvolatile Programmable Links for Restructurable VLSI,”Proceedings of Caltech Conference on Very Large Scale Integration, 1979, pp. 95–104.
D. Peltzer, “Wafer Scale Integration: The Limits of VLSI,”VLSI Design, vol. 4, 1983, pp. 43–47.
R. Bourassa and J. Brewer, “Eight Megabit Wafer Scale SRAM,” 1989 Digest of Papers Government Microcircuit applications Conference, 1989, pp. 587–590.
R. Bourassa and J. Brewer, “Progress in WSI SRAMs,”Proceedings of the International Conference on Wafer Scale Integration, 1990, pp. 13–19.
S. Hu, “On Yield Projection for VLSI and Beyond I. Analysis of Yield Formulas,”Electron Devices Magazine, Issue 69, 1984, pp. 4–7.
S. Hu, “On Yield Projection for VLSI and Beyond II. A Computer Experiment,”Electron Devices Magazine, Issue 69, 1984, pp. 8–10.
S. Schuster, “Multiple Word/Bit Line Redundancy for Semiconductor Memories,”IEEE Journal of Solid State Circuits, v. SC13, 1978, pp. 698–703.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Bourassa, R., Coffman, T. & Brewer, J. Ultra large scale static rams. J VLSI Sign Process Syst Sign Image Video Technol 2, 301–311 (1991). https://doi.org/10.1007/BF00925472
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF00925472