Skip to main content
SpringerLink
Log in

A Power-Efficient Level-Crossing Analog-to-Digital Converter with Adaptive Resolution Based on a Signal-Dependent Sampling Mechanism

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

In this paper, a level-crossing analog-to-digital converter (LC-ADC) with the adaptive resolution is proposed which utilizes a signal-dependent sampling mechanism to adjust the quantization levels. Using a feedback network, composed of a charge-pump and a comparator, the periodicity of the samples is continuously evaluated. The quantization window is then dynamically configured according to the signal activity to prevent excessive sampling of the input signal, especially for the parts with relatively high slew rates. As a result, by regulating the number of samples, the design of the ADC main building blocks is relaxed regarding the speed and power requirements leading to higher power efficiency. Implemented in a 0.18 µm standard CMOS process, the proposed LC-ADC occupies ~ 0.0041 mm2 of silicon area and consumes ~ 18 nW from 1 V supply voltage. Assuming a 1 kHz full-scale input sinusoidal signal, it achieves an average signal-to-noise and distortion ratio of ~ 43 dB and an effective number of bits of ~ 6.8 bits.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19

Similar content being viewed by others

Data Availability

The datasets generated during and/or analyzed during the current study are available from the corresponding author on reasonable request.

References

  1. F. Akopyan, R. Manohar, A.B. Apsel, A level-crossing flash asynchronous analog-to-digital converter, in 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06), Grenoble (2006), pp. 11–22

  2. E. Allier, G. Sicard, L. Fesquet, M. Renaudin, A new class of asynchronous A/D converters based on time quantization, in Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems (2003), pp. 196–205

  3. M. Ghasemi, N. Ravanshad, H. Rezaee-Dehsorkh, An ultra-low power level-crossing ADC for ECG monitoring application, in 2020 28th Iranian Conference on Electrical Engineering (ICEE) (2020), pp. 1–6

  4. Y. Hou et al., A 61-nW level-crossing ADC with adaptive sampling for biomedical applications. IEEE Trans. Circuits Syst. II Express Briefs 66(1), 56–60 (2019)

    Google Scholar 

  5. M. Kurchuk, Y. Tsividis, Signal-dependent variable-resolution clockless A/D conversion with application to continuous-time digital signal processing. IEEE Trans. Circuits Syst. I 57(5), 982–991 (2010)

    Article  MathSciNet  Google Scholar 

  6. Y. Li, D. Zhao, W. Serdijn, A sub-microwatt asynchronous level crossing ADC for biomedical applications. IEEE Trans. Biomed. Circuits Syst. 7(2), 149–157 (2013)

    Article  Google Scholar 

  7. S.A. Mahmoud, H.A. Salem, H.M. Albalooshi, An 8-bit, 10 KS/s, 1.87 μW successive approximation analog to digital converter in 0.25 μm CMOS technology for ECG detection systems. Circuits Syst. Signal Process. 34, 2419–2439 (2015)

    Article  Google Scholar 

  8. T. Marisa, T. Niederhauser, A. Haeberlin, R.A. Wildhaber, R. Vogel, J. Goette, M. Jacomet, Pseudo asynchronous level crossing ADC for ECG signal acquisition. IEEE Trans. Biomed. Circuits Syst. 11(2), 267–278 (2017)

    Article  Google Scholar 

  9. J. Mark, T. Todd, A nonuniform sampling approach to data compression. IEEE Trans. Commun. 29(1), 24–32 (1981)

    Article  Google Scholar 

  10. G.B. Moody, R.G. Mark, The impact of the MIT-BIH arrhythmia database. IEEE Eng. Med. Biol. Mag. 20(3), 45–50 (2001)

    Article  Google Scholar 

  11. Physionet. (2005). http://www.physionet.org

  12. S.M. Qaisar, S.F. Hussain, Effective epileptic seizure detection by using level-crossing EEG sampling sub-bands statistical features selection and machine learning for mobile healthcare. Comput. Methods Programs Biomed. 203, 106034 (2021)

    Article  Google Scholar 

  13. N. Ravanshad, H.R. Dehsorkh, R. Lotfi, Y. Lian, A level-crossing based QRS detection algorithm for wearable ECG sensors. IEEE J. Biomed. Health Inform. 18(1), 183–192 (2014)

    Article  Google Scholar 

  14. B. Razavi, The bootstrapped switch [a circuit for all seasons]. IEEE Solid-State Circuits Mag. 7(3), 12-l5 (2014)

    Article  Google Scholar 

  15. B. Schell, Y. Tsividis, A continuous-time ADC/DSP/DAC system with no clock and with activity-dependent power dissipation. IEEE J. Solid-State Circuits 43(11), 2472–2481 (2008)

    Article  Google Scholar 

  16. W. Tang et al., Continuous time level crossing sampling ADC for bio-potential recording systems. IEEE Trans. Circuits Syst. I Regul. Pap. 60(6), 1407–1418 (2013)

    Article  Google Scholar 

  17. H. Wang, F. Schembari, R.B. Staszewski, An event-driven quasi-level-crossing delta modulator based on residue quantization. IEEE J. Solid-State Circuits 55(2), 298–311 (2020)

    Article  Google Scholar 

  18. Z. Wang et al., A software-defined always-on system with 57–75-nW wake-up function using asynchronous clock-free pipelined event-driven architecture and time-shielding level-crossing ADC. IEEE J. Solid-State Circuits 56(9), 2804–2816 (2021)

    Article  Google Scholar 

  19. C. Weltin-Wu, Y. Tsividis, An event-driven clockless level-crossing ADC with signal-dependent adaptive resolution. IEEE J. Solid-State Circuits 48(9), 2180–2190 (2013)

    Article  Google Scholar 

  20. H. Yuting, Y. Khalil, A. Mohamed, W. Guoxing, L. Yong, A 1-to-1 kHz, 4.2-to-544-nW, multi-level comparator based level-crossing ADC for IoT applications. IEEE Trans. Circuits Syst. II 65(10), 1390–1394 (2018)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electrical Engineering Department, Shahed University, Tehran, 33191-18651, Iran

    Amirhossein Zanjani & Mohsen Jalali

Authors
  1. Amirhossein Zanjani
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohsen Jalali
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohsen Jalali.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Zanjani, A., Jalali, M. A Power-Efficient Level-Crossing Analog-to-Digital Converter with Adaptive Resolution Based on a Signal-Dependent Sampling Mechanism. Circuits Syst Signal Process 42, 63–83 (2023). https://doi.org/10.1007/s00034-022-02146-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-022-02146-9

Keywords

Search

Navigation