Summary.
A technique for the automated synthesis of FSMs (finite state machines) from sets of interworkings (synchronous sequence charts) is described. This is useful for obtaining feedback from a set of scenarios during a system's definition phase or test phase. It is sound in the sense that the generated FSM only exhibits traces that correspond to one of the interworkings from the given set. It preserves deadlock freedom in the sense that no behaviours are lost. The concrete syntax of SDL is used to represent the resulting FSMs.
Similar content being viewed by others
Author information
Authors and Affiliations
Additional information
Received: December 1996 / Accepted: September 1998
Rights and permissions
About this article
Cite this article
Feijs, L. Generating FSMs from interworkings. Distrib Comput 12, 31–40 (1999). https://doi.org/10.1007/s004460050053
Issue Date:
DOI: https://doi.org/10.1007/s004460050053