Skip to main content

Advertisement

SpringerLink
Log in

Minimum energy consumption for rate monotonic scheduled tasks

  • Published:
Computing Aims and scope Submit manuscript

Abstract

Limited battery power is a typical constraint in stand-alone embedded systems. One way to extend the battery lifetime is by reducing CPU power consumption. Because of the quadratic relationship between power consumption in CMOS circuits and CPU voltage, power reduction can be obtained by scaling down supply voltage, or dynamic voltage scaling. However, reducing supply voltage slows down CPU speed since supply voltage has a proportional relationship with CPU frequency. On the other hand, in any real-time embedded environment (especially hard real-time), timing constraints are critical. In this paper, we focus on dynamic energy reduction of tasks scheduled by rate monotonic (RM) algorithm in a hard real-time embedded environment. The RM algorithm preemptively schedules any set of periodic tasks by assigning higher priorities to frequent tasks. For any periodic task set that satisfies the CPU utilization bound, we determine the provably optimal scaling of the worst-case execution time of each task that consumes minimum dynamic energy while satisfying the utilization bound. As RM algorithm is widely used, we expect this work can lead to better energy reduction management and expectations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4

Similar content being viewed by others

References

  1. Burns, A., Wellings, A.: Real Time Systems and Programming Languages: Ada 95, Real-Time Java and Real-Time C/POSIX, 3rd edn., Addison Wesley, Reading (2001)

  2. Chandrakasan AP, Sheng S, Brodersen RW (1992) Low-power CMOS digital design. IEEE J Solid State Circuits 35:473–484

    Article  Google Scholar 

  3. Chilambuchelvan A, Saravanan S, Perinbam JRP (2007) A simulation software development for performance analysis of DVS algorithm for low power embedded system. ARPN J Eng Appl Sci 2:27–31

    Google Scholar 

  4. De Vogeleer K, Memmi G, Jouvelot P, Coelho F (2014) The energy/frequency convexity rule: modeling and experimental validation on mobile devices. In: Wyrzykowski R, Dongarra J, Karczewski K, Wasniewski J (eds) Parallel Processing and applied mathematics. Lecture notes in computer science, 8384. Springer, Berlin, Heidelberg, pp 793–803

  5. Gruian F (2001) Hard real-time scheduling for low-energy using stochastic data and DVS processors. In: Proceedings of the 2001 international symposium on low power electronics and design, pp 46–51

  6. Hakan A, Melhern R, Mosse D, Alvarez PM (2001) Dynamic and aggressive scheduling techniques for power-aware real-time systems. In: Real-time systems, pp 225–232

  7. Horn RA, Johnson CR (1985) Matrix analysis. Cambridge University Press, London

    Book  MATH  Google Scholar 

  8. Ishihara T, Yasuura H (1998) Voltage scheduling problem for dynamically variable voltage processors. In: Proceedings of the 1998 international symposium on low power electronics and design, pp 197–202

  9. Kim W, Shin D, Yun HS, Kim J, Min SL (2002) Performance comparison of dynamic voltage scaling algorithms for hard real-time systems. In: Proceedings of the 8th IEEE real-time and embedded technology and applications symposium, pp 219–218

  10. Liu CL, Layland JW (1973) Scheduling algorithms for multiprogramming in a hard-real-time environment. J ACM (JACM) 20:46–61

    Article  MathSciNet  MATH  Google Scholar 

  11. Liu Y, Mok AK (2003) An integrated approach for applying dynamic voltage scaling to hard real-time systems. In: Proceedings of the 9th IEEE real-time and embedded technology and applications symposium, pp 116–123

  12. Locke CD, Vogel DR, Lucas L, Goodenough JB (1990) General avionics software specification. TR CMU/SEI-90-TR-8 ESD-TR-90-209, Software Engineering Institute, Carnegie Mellon University, Pittsburgh

  13. Luo J, Jha N (2002) Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous embedded systems. In: Proceedings of the 15th international conference on VLSI design, pp 274–281

  14. Manzak A, Chakrabarti C (2001) Variable voltage task scheduling algorithms for minimizing energy/power. In: Proceedings of the 2001 international symposium on low power electronics and design, pp 279–282

  15. Meijer M, deGyvez JP (2008) Technological boundaries of voltage and frequency scaling for power performance tuning. In: Wang A, Naffziger S (eds) Adaptive techniques for dynamic processor optimization. Springer. doi:10.1007/978-0-387-76472-6-2

  16. Pillai P, Shin KG (2001) Real-time dynamic voltage scaling for low-power embedded operating system. In: Proceedings of the 18th ACM symposium on operating systems principles, pp 89–102

  17. Sakurai T, Newton AR (1990) Alpha power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J Solid State Circuits 25(2)

  18. Shin D, Kim J, Lee S (2001) Intra-task voltage scheduling for low-energy hard real-time applications. IEEE Des Test Comput 18:20–30

    Article  Google Scholar 

  19. Shin Y, Choi K (1999) Power conscious fixed priority scheduling for hard real-time systems. In: Proceedings of the 36th ACM/IEEE conference on design automation, pp 134–139

  20. Srivastava MB, Chandrakasan AP, Brodersen RW (1996) Predictive system shutdown and other architectural techniques for energy effecient programmable conputation. IEEE Trans Very Large Scale Integr (VLSI) Syst 4:42–55

    Article  Google Scholar 

  21. Swaminathan V, Chakrabarty K (2001) Investigating the effect of voltage-switching on low-energy task scheduling in hard real-time systems. In: Proceedings of the 2001 conference on Asia South Pacific design automation, pp 251–254

  22. Tsai YH, Wang K, Chen JM (2007) A deferred-workload-based inter-task dynamic voltage scaling algorithm for portable multimedia devices. In: Proceedings of the 2007 international conference on wireless communications and mobile computing, pp 677–682

  23. Unsal OS, Koren I (2003) System-level power-aware design techniques in real-time systems. In: Proceedings of the IEEE, pp 1055–1069

  24. Weiser M, Welch B, Demers A, Shenker S (1994) Scheduling for reduced CPU energy. In: Proceedings of the 1st USENIX conference on operating systems design and implementation, pp 13–23

  25. Zhong XL, Xu CZ (2005) Energy-aware modeling and scheduling of real-time tasks for dynamic voltage scaling. In: Proceedings of the 26th IEEE international real-time systems symposium

Download references

Acknowledgments

We wish to thank Drs. James Anderson and Sanjoy Baruah of University of North Carolina, Chapel Hill for pointing to the real workloads discussed in this paper and Dr. Adit D. Singh, Dept of Electrical and Computer Engineering, Auburn University for discussing issues related to power and frequency in CMOS circuits. We gratefully wish to thank and acknowledge the anonymous reviewers for providing valuable feedback. This research was supported in part by NSF grant # 0966278.

Author information

Authors and Affiliations

  1. Department of Computer Science and Software Engineering, Auburn University, Auburn, AL, 36849-5310, USA

    Sanjeev Baskiyar & Chiao-Ching Huang

  2. Department of Mathematics and Statistics, Auburn University, Auburn, AL, 36849-5310, USA

    Tin-Yau Tam

Authors
  1. Sanjeev Baskiyar
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Chiao-Ching Huang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Tin-Yau Tam
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sanjeev Baskiyar.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Baskiyar, S., Huang, CC. & Tam, TY. Minimum energy consumption for rate monotonic scheduled tasks. Computing 98, 661–684 (2016). https://doi.org/10.1007/s00607-015-0475-4

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00607-015-0475-4

Keywords

Mathematics Subject Classification

Search

Navigation