Abstract
To improve millimeter-wave amplifier performance, we propose a transistor layout that reduces the gate access resistance. The proposed layout trades overlap capacitance for reduced gate access resistance, as shown by transistor parameter extraction. The proposed transistor layout improves the maximum available power gain by 1.5 dB at 67 GHz. The extrapolated maximum frequency of oscillation (f max) also increases by 23 % from 91.3 to 112.5 GHz. Using the improved transistor layout, we design a V-band power amplifier that has enhanced performance. The power amplifier fabricated using the proposed transistor achieves 15.1 dB of small-signal gain, 16.5 GHz of 3-dB bandwidth, and an output power of 7.8 dBm at 61.5 GHz. Compared to an amplifier using conventional layout, the small-signal gain is improved by 3.7 dB and the output power is increased by 3 dBm at 61.5 GHz.
References
IEEE 802.15.3.c: http://www.ieee802.org/15/pub/TG3c.html. Accessed 26 April 2013.
Dormieu, B., Scheer, P., Charbuillet, C., Jaouen, H., & Dannevile, F. (2013). Revisited RF compact model of gate resistance suitable for high-K/metal gate technology. IEEE Transactions on Electron Devices, 60(1), 13–19.
Chan, C.-Y., Chen, S.-C., Tsai, M.-H., & Hsu, S. S. H. (2008). Wiring effect optimization in 65-nm low-power NMOS. IEEE Electron Device Letters, 29(11), 1245–1248.
Plouchart, J. O., Kim, J., Karam, V., Trzcinski, R., Gross, J. (2006). Performance variations of a 66 GHz static CML divider in 90 nm CMOS. In IEEE ISSCC Digest of Technical Papers (pp. 2142–2151).
Koolen, M. C. A. M. (1991). An improved de-embedding technique for on-wafer high-frequency characterization. In Proceedings IEEE Bipolar/BiCMOS Circuits and Technology Meeting (p. 188).
Dambrine, G., Cappy, A., Heliodore, F., & Playez, E. (1988). A new method for determining the FET small-signal equivalent circuit. IEEE Transactions on Microwave Theory Techniques, 36(7), 1151–1159.
Bui, L. T., Chau, T. T., & Lee, J.-W. (2012). A low phase noise PLL using Vackar VCO and a wide-locking-range tunable divider for V-band signal generation in 65-nm CMOS. Analog Integrated Circuits and Signal Processing, 71(1), 91–102.
Jin, Y., Sanduleanu, M. A. T., & Long, J. R. (2008). A wideband millimeter wave power amplifier with 20 dB linear power gain and 8 dBm maximum saturated output power. IEEE Journal of Solid-State Circuits, 43(7), 1553–1562.
Yao, T., Gordon, M. Q., Tang, K. K. W., Yau, K. H. K., Yang, M.-T., Schvan, P., & Voinigescu, S. P. (2007). Algorithmic design of CMOS LNAs and PAs for 60-GHz radio. IEEE Journal of Solid-State Circuits, 42(5), 1044–1057.
Khanpour, M., Voinigescu, S. P., Yang, M. T. (2007). A high-gain, low noise, +6 dBm PA in 90 nm CMOS for 60-GHz radio. In Proceedings IEEE Compound Semiconductor Integrated Circuits Symp (pp. 1–4).
Okada, K., et al. (2011). A 60-GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE802.15.3c. IEEE Journal of Solid-State Circuits, 46(12), 2988–3004.
Varonen, M., Kärkkäinen, M., Kantanen, M., & Halonen, K. A. I. (2008). Millimeter-wave integrated circuits in 65-nm CMOS. IEEE Journal of Solid-State Circuits, 43(9), 1991–2002.
ITRS-2005. [Online]. Available: http://public.itrs.net.
Acknowledgments
This work was supported by the Mid-Career Researcher Program through the National Research Foundation of Korea (no. 2012-001327). The CAD tools used for this design were supported by the IC Design Education Center (IDEC), Korea.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Kim, SY., Hieu, N.X. & Lee, JW. A broad-band V-band power amplifier using a reduced access-resistance transistor layout in 65-nm CMOS. Analog Integr Circ Sig Process 82, 487–493 (2015). https://doi.org/10.1007/s10470-014-0478-7
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-014-0478-7