Abstract
A new reconfigurable architectural template is presented. Such a template is composed of coarse-grained and fine-grained reconfigurable datapath and control to obtain performances at custom designed chip level. To show the adaptability/performance of such architectural template, the architecture has been customized (i.e. datapath and control features of the template have been properly sized) for multimedia application domain. To evaluate complexity and maximum clock frequency of the proposed architecture, it has been synthesized using Synopsys Design Compiler on a standard-cell 0.18 μ m technology. Estimated number of transistors is 335 K, while maximum allowable frequency is 460 MHz. Performances have been evaluated comparing the number of clock cycles and the processing time required to process application domain dominant kernels with commercial devices: we obtained up to 95% reduction with respect to ARM and up to 94% reduction with respect to TMS320C5510 in terms of clock cycles.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
R. Tessier, W. Burleson, “Reconfigurable Computing for Digital Signal Processing: A Survey,” Journal of VLSI Signal Processing, no. 28, 2001, pp. 7–27.
K. Compton, S. Hauck, “Reconfigurable Computing: A Survey of Systems and Software,” ACM Computing Surveys, vol. 34, No. 2, June 2002, pp. 171–210.
J. M. Rabaey, “Reconfigurable Computing: The Solution to Low Power Programmable DSP,” Proceedings 1997 ICASSP Conference, Munich, April 1997.
R. Sueyoshi, M. Iida, “Configurable and Reconfigurable Computing for Digital Signal Processing,” IEICE Transactions on Fundamentals, vol. E85-A, No. 3, March 2002, pp. 591–599.
A. Abnous, “Low-Power Domain-Specific Processors for Digital Signal Processing,” PhD thesis, Dept. of EECS, UC Berkeley, CA, USA, 2001.
T. Miyamori, K. Olukotun, “REMARC: Reconfigurable Multimedia Array Coprocessor,” IEICE Trans. on Information and Systems, vol. E82-D, No. 2, February 1999, pp. 389–397.
J. H. Hauser, “Augmenting a Microprocessor with Reconfigurable Hardware,” PhD thesis, Dept. of EECS, UC Berkeley, CA, USA, 2000.
S.C. Goldstein, H. Schmith, M. Moe, M.Budiu, S. Cadambi, R.R. Taylor, R. Laufer, “PipeRench: A Coprocessor for Streaming Multimedia Acceleration,” Proc. of The 26th Annual Internation Symposium on Computer Architecture, Atlanta, Georgia, May 1999.
H. Sing, M. Lee, F.J. Kurday, N. Bagherzadeh, E.M. Chaves Filho, “MorphoSys: an Integrated Configurable System for Data-Parallel and Computation Intensive Applications,” IEEE Transactions on Computer, vol. 49, no. 5, May 2000, pp. 465–481.
J. Becker, M. Glesner, A. Alsolaim, J. Starzyk, “Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication Systems,” Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’00), Napa, CA, USA, April 17–19, 2000.
R. Hartenstein, R. Kress, “A Datapath Synthesis System for the Reconfigurable Datapath Architecture,” Asia and South Pacific Design Automation Conference, ASP-DAC ’95, August 1995.
E. Waingold, M. Taylor, D. Srikrishna, V. Sakar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, A. Agarwal, “Baring It All to Sofware: Raw Machines,” IEEE Computer, September 1997, pp. 86–93.
E. Mirsky, A. DeHon, “MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,” FCCM ’96 - IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA, April 1996.
K. Murakami, H. Magoshi, “Trends in High-Performance, Low-Power Processor Architectures,” IEICE Transactions on Electronics, vol. E84-C, no. 2, February 2001, pp. 131–138.
A. Varma, C. S. Raghavendra, “Interconnection Networks for Multiprocessors and Multicomputers: Theory and Practice,” IEEE Computer Society Press, 1994.
E.T.S.I., “Full Rate speech transcoding–-Digital cellular telecommunication system (Phase 2)–-GSM 06.10 version 8.0.2,” http://www.etsi.org, 1999.
J. Degener, C. Bormann, “Source code for the GSM Full Rate speech codec,” http://kbs.cs.tu-berlin.de/~jutta/toast.htm, Technische Universitaet Berlin.
E.T.S.I., “Half rate speech transcoding–-Digital cellular telecommunication system–-GSM 06.20 version 8.0.1,” http://www.etsi.org, 1999.
E.T.S.I., “ANSI-C code for the GSM half rate speech codec – Digital cellular telecommunication system–-GSM 06.06 version 8.0.1,” http://www.etsi.org, 1999.
E.T.S.I., “Enhanced Full Rate (EFR) speech transcoding–-Digital cellular telecommunication system (Phase 2)–-GSM 06.60 version 8.0.1,” http://www.etsi.org, 1999.
E.T.S.I., “ANSI-C code for the GSM Enhanced Full Rate speech codec–-Digital cellular telecommunication system–-GSM0 6.53 version 8.0.1,” http://www.etsi.org, 1999.
ISO/IEC JTC1/SC29/WG11, “ISO/IEC DIS 13818-1 Information technology––Generic coding of moving pictures and associated audio information: Systems,” July 1996.
ISO/IEC JTC1/SC29/WG11, “ISO/IEC DIS 13818-2 Information technology–-Generic coding of moving pictures and associated audio information: Video,” July 1996.
C. Lee, M. Potkonjak, W. H. Mangione-Smith, “MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems,” Department of Computer Science and Electrical Engineering, University of California at Los Angeles, July 1996.
Synopsys Inc., http://www.synopsys.com.
ARM Limited, http://www.arm.com.
ARM Corporation, “ARM Software Development Toolkit: Version 2.50,” Reference Guide, ARM DUI 0041C, Nov. 1998.
UMC, http://www.umc.com.
J.M. Rabaey, A. Chandrakasan and B. Nicolic, “Digital Integrated circuits–-a Design Perspective, second edition,” Prentice Hall Electronics and VLSI Series, 2003.
Texas Instruments Inc., http://www.ti.com.
TMS320C55x Instruction Set Simulator Technical Overview, Texas Instruments Inc., SPRU599A, July 2002.
A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, B. Hutchings, “A Reconfigurable Arithmetic Array for Multimedia Applications,” Proceedings 7th ACM International Symposium on Field-Programmable Gate Arrays, Monterey (CA), February 1999, pp. 135–143.
Author information
Authors and Affiliations
Corresponding author
Additional information
Salvatore M. Carta (1997 Electronic Eng. Master. 2002 Electronics and Computer Science PhD) joined the Department of Electrical and Electronics Engineering of the University of Cagliari, Italy in 1998 as PhD student. From 2005 he has been assistant professor in Department of Mathematics and Computer Science of the University of Cagliari. His research interests focus mainly on architectures, software and tools for embedded and portable computing, with particular emphasis on: languages, architectures and compilers for reconfigurable and parallel computing; Networks-on-chip; Operating systems for multiprocessor-systems-on-chip; low power real-time scheduling algorithms.
Danilo Pani (2002 Electronic Eng. Master, 2006 Electronics and Computer Science PhD) joined the Department of Electrical and Electronics engineering of the University of Cagliari, Italy in 2002 as Electronics and Computer Science PhD student. His primary research interests are in the area of Digital Signal Processing architectures and systems, Biomedical Engineering, Reconfigurable Systems and Cooperative VLSI architectures for distributed computing.
Luigi Raffo (1989 Master, 1994 Electronics and Computer Science PhD) joined Department of Electrical and Electronics Engineering of the University of Cagliari, Italy in 1994 as assistant professor. From 1998 he has been professor of Digital System Design, Integrated Systems Architectures and Microelectronics at the same Department. His research activity is mainly in the design of low-power analog and digital architectures/chips. He has been project manager of many local and international projects. He is author of more than 50 international papers in the field.
Rights and permissions
About this article
Cite this article
Carta, S.M., Pani, D. & Raffo, L. Reconfigurable Coprocessor for Multimedia Application Domain. J VLSI Sign Process Syst Sign Image Video Technol 44, 135–152 (2006). https://doi.org/10.1007/s11265-006-7512-7
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-006-7512-7