Abstract
Fast Fourier transform (FFT) plays an important role in the orthogonal frequency division multiplexing (OFDM) communication systems. In this paper, we propose an area-efficient design of variable-length FFT processor which can perform various FFT lengths of 512/1,024/2,048/4,096/8,192 points used in OFDM-based communication systems, such as digital audio broadcasting (DAB), digital video broadcasting-terrestrial (DVB-T) and digital video broadcasting-handheld (DVB-H). To reduce computational complexity and chip area, we develop a new variable-length FFT architecture by devising a mixed-radix algorithm that consist of radix-2, radix-22 and radix-2/4/8 algorithms and optimizing the realization by substructure sharing. Based on this architecture, an area-efficient design of variable-length FFT processor is presented. By synthesized using the UMC 0.18 μm process, the area of the processor is 2.9 mm2 and the 8,192-point FFT can be performed correctly up to 50 MHz with power consumption 823 mW under a 1.8 V supply voltage.
References
J.W. Cooley and J.W. Tukey, “An Algorithm for Machine Computation of Complex Fourier Series,” Math. Computation, vol. 19, 1965, pp. 297–301, April.
S. He and M. Torkelson, “Designing Pipeline FFT Processor for OFDM (de)Modulation,” IEEE Sig Syst Electron, 1998, pp. 257–262, Oct.
L. Jia, Y. Gao, J. Isoaho and H. Tenhunen, “A New VLSI-Oriented FFT Algorithm and Implementation,” IEEE ASIC Conference, 1998, pp. 337–341.
C.C. Wang, J.M. Huang, and H.C. Cheng, “A 2K/8K Mode Small-Area FFT Processor for OFDM Demodulation of DVB-T Receivers, ” IEEE Trans. Consum. Electron., vol. 51, no. 1, 2005, pp. 28–32, February.
Y.T. Lin, P.Y. Tsai, and T.D. Chiueh,“Low-Power Variable-Length Fast Fourier Transform Processor,” IEE Proc.-Comput. Digit. Tech., vol. 152, no. 4, 2005, pp. 499–506, July.
S. He and M. Torkelson, ”A New Approach to Pipeline FFT Processor ,” IEEE Parallel Processing Symposium, 1996, pp. 766–770, April.
K. K. Parhi, “VLSI Digital Signal Processing Systems Design and Implementation,” Wiley, 1999.
W. Li and L. Wanhammar, “A Pipeline FFT Processor,” IEEE Signal Processing Systems, 1999, pp. 654–662, Oct.
L. Jia, B. Li, Y. Gao and H. Tenhunen, “Implementation of A Low Power 128-Point FFT,” IEEE Solid-State and Integrated Circuit Technology, 1998, pp. 369–372, Oct.
E. Bidet, D. Castelain, C. Joanblanq, and P. Senn, “A Fast Single-Chip Implementation of 8192 Complex Point FFT,” IEEE J. Solid-State Circuits, vol. 30, no. 3, 1995, March.
B.M. Bass, “A Low-Power, High-Performance, 1024-Point FFT Processor,” IEEE J. Solid-State Circuits, vol. 34, no. 3, 1999, March.
A.V. Oppenheim R.W. Schafer, “Discrete-Time Signal Processing,” Prentice-Hall, 1999.
P. Duhamel and H. Hollmann, “Split-radix FFT algorithm,” Electron. Lett., vol. 20, no.1, 1984, pp. 14–16, Jan.
S.Y. Park, N.I. Cho, S.U. Lee, K. Kim, and J. Oh, “Design of 2K/4K/8K-point FFT processor based on CORDIC algorithm in OFDM receiver,” IEEE Communications, Computers and Signal Processing, vol. 2, 2001, pp. 457–460, Aug.
C.P. Hung, S.G. Chen, and K.L. Chen, “Design of an efficient variable-length FFT processor,” IEEE ISCAS, vol. 2, 2004, pp. 833–836, May.
A. Sadat and W.B. Mikhael, “Fast Fourier Transform for high speed OFDM wireless multimedia system,” Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems, vol. 2, 2001, pp. 938–942, 14–17 Aug.
M.B. Bevan, “A low-power, high-performance, 1024-point FFT processor,” IEEE J. Solid-State Circuits, vol. 34, 1999, pp. 380–387, March.
A.M. El-Khashab and E.E. Swartzlander, Jr., ”The modular pipeline fast Fourier transform algorithm and architecture,” Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers, vol.2, 2003, pp.1463–1467.
S. Yu and E.E. Swartzlander, Jr.,”A pipelined architecture for the multidimensional DFT,” IEEE Trans. Signal Process., vol. 49, no. 9, 2001, pp. 2096–2102.
A.M.El-Khashab and E.E. Swartzlander, Jr.,” An architecture for a radix-4 modular pipeline fast Fourier transform,” Proceedings of the 14th International Conference on Application-Specific Systems, Architectures and Processors, 2003.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Wang, SS., Li, CS. An Area-Efficient Design of Variable-Length Fast Fourier Transform Processor. J Sign Process Syst Sign Image 51, 245–256 (2008). https://doi.org/10.1007/s11265-007-0063-8
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-007-0063-8