Abstract
A modified method to construct adiabatic logic is introduced. Advantages of this circuitry over most of the previous ones is that logic behaves in a static mode. In the present research the applicability of a one-phase power clock was studied. The functionality was guaranteed by having the power source frequency much higher than the logic frequency. The new logic gates do not differ much from any standard CMOS logic gates. The only difference is the use of diodes to form logical ‘1’ and ‘0’ states. The static nature of the introduced logic family makes possible to apply the charge recycling technic to other more complex digital circuits and systems. In measurements 77% power saving was achieved compared to a conventional CMOS logic.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, and E.Y.-C. Chou, "Low-Power Digital System Based on Adiabatic-Switching Principles," Transaction on VL SI Systems, vol. 2, no. 4, 1994, pp. 398–406.
A.G. Dickson and J.S. Denker, "Adiabatic Dynamic Logic," IEEE Journal of Solid-State Circuits, vol 30, no. 3, 1995, pp. 311–315.
Y. Ye and K. Roy, "Energy Recovery Circuits Using Reversible and Partially Reversible Logic," IEEE Transaction on Circuits and Systems-1: Fundamental Theory and Applications, vol. 43, no. 9, 1996, pp. 769–778.
K.T. Lau and F. Liu, "Improved Adiabatic Pseudo-Domino Logic Family," Electronics Letter, vol. 33, no. 25, 1997, pp. 2113–2114.
"Adiabatic MOS Logic and Power Supply Method and Apparatus," Kabushiki Kalaba Toshiba, Kawasaki, Japan (Suzuki Seigo) US Pat. 5,701,093, Appl. No. 616,811, 15 March, 1996; 23 Dec. 1997, p. 9.
J.A. Nossek and A. Schaffer, internet: http://www.nws.ei.tum.de/~ands/pub.htlm- -<Patmos'98.
P. Allen and D. Holmberg, CMOS Analog Circuit Design, New York: Holt, Rinehart and Winston, Kawasaki, 1987, pp. 101–115.
W.C. Athas and J. Svenson, "A Resonant Signal Driver for Twophase, Almost-Non-Overlapping Clocks," in Proceedings of 1996 International Symbosium on Circuits and Systems, Atlanta, GA, 12–15 May, 1996, pp. 129–132.
J. Kosonen, J. Marjonen, M. Åberg, and P. Kuivalainen, "Implementation of Adiabatic Dynamic Logic (ADL) Gates with CMOS 0.8 1m Process," in Proceedings of the 17th Norchip Conference, Norway, 8–9 Nov. 1999, pp. 40–45.
ACMOS group in the University of Sothern California (USC), "Introduction to Resonant Charging," http://www.isi.edu/ acmos/resonant/resonant-intro.html.
ACMOS group in the University of Sothern California (USC), "Introduction to Stepwise Charging," http://www.isi.edu/ acmos/stepwise/stepwise-intro.html.
L.J. Svensson and J.G. Koller, "Driving a Capacitive Load Without Dissipating fCV 2," in The Proc. of the IEEE 1994 Symposium on Low-Power Electronics, Oct. 1994. http://www.isi.edu/acmos/acmosPapers.html.
L.J. Svensson and J.G. Koller, "Adiabatic Charging Without Inductors," in The Proc. of the Int'l Workshop on Low-Power Design, Apr. 1994, pp. 159–164. http://www.isi.edu/ acmos/acmosPapers.html.
J. Millman and A. Grabel, Microelectronics, 2nd edn., McGraw-Hill International Edition. 1988, p. 682.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Marjonen, J., Åberg, M. A Single Clocked Adiabatic Static Logic—A Proposal for Digital Low Power Applications. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 27, 253–268 (2001). https://doi.org/10.1023/A:1008143316204
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008143316204