Overview
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (12 chapters)
Keywords
About this book
The emphasis of this book is on real-time application of Synopsys tools used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-arounds described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basics of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solutions.
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® and PrimeTime® is intended for anyone who is involved in the ASIC design methodology, starting from RTL synthesis to final tape-out. Target audiences for this book are practicing ASIC design engineers and graduate students undertaking advanced courses in ASIC chip design and DFT techniques.
From the Foreword:
`This book, written by Himanshu Bhatnagar, provides a comprehensive overview of the ASIC design flow targeted for VDSM technologies using the Synopsis suite of tools. It emphasizes the practical issues faced by the semiconductor design engineer in terms of synthesis and the integration offront-end and back-end tools. Traditional design methodologies are challenged and unique solutions are offered to help define the next generation of ASIC design flows. The author provides numerous practical examples derived from real-world situations that will prove valuable to practicing ASIC design engineers as well as to students of advanced VLSI courses in ASIC design'.
Dr Dwight W. Decker, Chairman and CEO, Conexant Systems, Inc., (Formerly, Rockwell Semiconductor Systems), Newport Beach, CA, USA.
Authors and Affiliations
Bibliographic Information
Book Title: Advanced ASIC Chip Synthesis
Book Subtitle: Using Synopsys® Design Compiler™ and PrimeTime®
Authors: Himanshu Bhathagar
DOI: https://doi.org/10.1007/978-1-4419-8668-9
Publisher: Springer New York, NY
-
eBook Packages: Springer Book Archive
Copyright Information: Kluwer Academic Publishers 1999
Hardcover ISBN: 978-0-7923-8537-0Published: 31 May 1999
Softcover ISBN: 978-1-4613-4662-3Published: 23 October 2012
eBook ISBN: 978-1-4419-8668-9Published: 11 November 2012
Edition Number: 1
Number of Pages: XXV, 284
Topics: Circuits and Systems, Computer-Aided Engineering (CAD, CAE) and Design, Electrical Engineering