Skip to main content
SpringerLink
Log in

High-Level Power Analysis and Optimization

  • Book
  • © 1998

Overview

Authors:
  1. Anand Raghunathan

    1. NEC, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

  2. Niraj K. Jha

    1. Princeton University, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

  3. Sujit Dey

    1. NEC, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (6 chapters)

  1. Front Matter

    Pages i-xix
    Download chapter PDF

  2. Introduction

    • Anand Raghunathan, Niraj K. Jha, Sujit Dey
    Pages 1-15

  3. Background

    • Anand Raghunathan, Niraj K. Jha, Sujit Dey
    Pages 17-35

  4. Architecture-Level Power Estimation

    • Anand Raghunathan, Niraj K. Jha, Sujit Dey
    Pages 37-79

  5. Power Management

    • Anand Raghunathan, Niraj K. Jha, Sujit Dey
    Pages 81-114

  6. High-Level Synthesis for Low Power

    • Anand Raghunathan, Niraj K. Jha, Sujit Dey
    Pages 115-153

  7. Conclusions and Future Work

    • Anand Raghunathan, Niraj K. Jha, Sujit Dey
    Pages 155-157

  8. Back Matter

    Pages 159-175
    Download chapter PDF
Back to top

Keywords

About this book

High-Level Power Analysis and Optimization presents a comprehensive description of power analysis and optimization techniques at the higher (architecture and behavior) levels of the design hierarchy, which are often the levels that yield the most power savings. This book describes power estimation and optimization techniques for use during high-level (behavioral synthesis), as well as for designs expressed at the register-transfer or architecture level.
High-Level Power Analysis and Optimization surveys the state-of-the-art research on the following topics: power estimation/macromodeling techniques for architecture-level designs, high-level power management techniques, and high-level synthesis optimizations for low power.
High-Level Power Analysis and Optimization will be very useful reading for students, researchers, designers, design methodology developers, and EDA tool developers who are interested in low-power VLSI design or high-level design methodologies.

Authors and Affiliations

  • NEC, USA

    Anand Raghunathan, Sujit Dey

  • Princeton University, USA

    Niraj K. Jha

Bibliographic Information

  • Book Title: High-Level Power Analysis and Optimization

  • Authors: Anand Raghunathan, Niraj K. Jha, Sujit Dey

  • DOI: https://doi.org/10.1007/978-1-4615-5433-2

  • Publisher: Springer New York, NY

  • eBook Packages: Springer Book Archive

  • Copyright Information: Springer Science+Business Media New York 1998

  • Hardcover ISBN: 978-0-7923-8073-3Published: 30 November 1997

  • Softcover ISBN: 978-1-4613-7481-7Published: 21 November 2012

  • eBook ISBN: 978-1-4615-5433-2Published: 06 December 2012

  • Edition Number: 1

  • Number of Pages: XIX, 175

  • Topics: Circuits and Systems, Electrical Engineering, Computer-Aided Engineering (CAD, CAE) and Design

Publish with us

Policies and ethics

Back to top

Search

Navigation