Skip to main content
  • 559 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Chinnery, David G. and Keutzer, Kurt. Closing the Gap Between ASIC and Custom. Kluwer, 2002.

    Google Scholar 

  2. Chinnery, D. G., Nikolic, K., and Keutzer, K. “Achieving 550 MHz in an ASIC Methodology,” Proceedings of the 38th Design Automation Conference, 2001, pp. 420–425. Website: http://www.dac.com/39th/archives.html

  3. Chinnery, D. G. and Keutzer, K. “Closing the Gap Between ASIC and Custom: An ASIC Perspective,” Proceedings of the 37th Design Automation Conference, 2000, pp. 637–642. Website: http://www.dac.com/39th/archives.html

  4. Sylvester, Dennis and Keutzer, Kurt. “Getting to the Bottom of Deep Submicron,” Proceedings of ICCAD, 1998. pp. 203–211. Website: http://www.sigda.org/Archives/ProceedingArchives/Iccad/Iccad98

  5. Chaney, Thomas, “Measured Flip-Flop Responses to Marginal Triggering,” IEEE Transactions of Computers, Volume C-32, No. 12, December 1983, pp. 1207–1209.

    Google Scholar 

  6. Horstmann, Jens U., Hans W Eichel, and Robert L. Coates, “Metastability Behavior of CMOS ASIC flip-flops in theory and test,” IEEE Journal of Solid-State Circuits, Volume 24, No. 1, February 1989, pp. 146–157.

    Article  Google Scholar 

  7. Poulin, Jeffrey. Measuring Software Reuse: Principles, Practices, and Economic Models. Addison-Wesley, 1996.

    Google Scholar 

  8. Jones, Capers. Applied Software Measurement: Assuring Productivity and Quality. McGraw-Hill, 1996.

    Google Scholar 

  9. Neugass, Henry. “Approaches to on-chip debugging,” Computer Design, December 1998.

    Google Scholar 

  10. Goudge, Liam. Debugging Embedded Systems. White Paper, ARM, Ltd. Website: http://www.arm.com/Documentation/WhitePapers/DebugEmbSys

  11. Cole, Bernard. “User demands shake up CPU debug traditions,” EE Times. Website: http://www.eetimes.com/story/OEG19990216S0009

  12. Chandrakasan, Anantha and Brodersen, Robert. Low Power Digital CMOS Design. Kluwer Academic Publishers, 1995.

    Google Scholar 

  13. Chandrakasan, Anantha (editor) and Brodersen, Robert (editor). Low Power CMOS Design. IEEE, 1998.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

(2002). System-Level Design Issues: Rules and Tools. In: Reuse Methodology Manual for System-on-a-Chip Designs. Springer, Boston, MA. https://doi.org/10.1007/0-306-47640-1_3

Download citation

  • DOI: https://doi.org/10.1007/0-306-47640-1_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7141-6

  • Online ISBN: 978-0-306-47640-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics