Abstract
Based on a previously reported request driven technique for Globally-Asynchronous Locally-Synchronous (GALS) circuits this paper presents two significant enhancements. Firstly, the previously required local ring oscillators are avoided. Instead, an external clock with arbitrary phase for each GALS block is used. Details of the required wrapper circuitry, the proposed design flow and performance are provided. Secondly, to reduce supply noise, a novel approach applying individual clock jitter for GALS blocks is proposed. A simulation using the jitter technique shows that for a typical GALS system, the power spectrum of the supply current can be reduced by about 15 dB.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Muttersbach, J.: Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems, Doctor of Technical Sciences Dissertation, ETH Zurich, Switzerland (2001)
Mullins, R., Taylor, G., Robinson, P., Moore, S.: Point to Point GALS Interconnect. In: IEEE Proc. ASYNC 2002, Manchester (UK), April 2002, pp. 69–75 (2002)
Bormann, D.S., Cheoung, P.Y.K.: Asynchronous Wrapper for Heterogeneous Systems. In: Proc. International Conf. Computer Design (ICCD) (October 1997)
Krstić, M., Grass, E.: New GALS Technique for Datapath Architectures. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 161–170. Springer, Heidelberg (2003)
Krstić, M., Grass, E., Stahl, C.: Request-driven GALS Technique for Wireless Communication System. In: Proceedings 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2005), New York City, March 2005, pp. 76–85 (2005)
Badaroglu, M., Wambacq, P., Van der Plas, G., Donnay, S., Gielen, G., De Man, H.: Digital Ground Bounce Reduction by Phase Modulation of the Clock. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, DATE 2004 (2004)
Song, T.X.P., Jenkins, K.A., Lo, J.-C.: Delay Chain Based Programmable Jitter Generator. In: Proceedings of the Ninth IEEE European Test Symposium, ETS 2004 (2004)
Yun, K., Dill, D.: Automatic synthesis of extended burst-mode circuits: Part I and II. IEEE Transactions on Computer-Aided Design 18(2), 101–132 (1999)
Yakovlev, A., Koelmans, A.M.: Petri Nets and Digital Hardware Design. In: Reisig, W., Rozenberg, G. (eds.) APN 1998. LNCS, vol. 1492, Springer, Heidelberg (1998)
Stahl, C., Reisig, W., Krstić, M.: Hazard Detection in a GALS Wrapper: a Case Study. Accepted for ACSD (2005)
Schmidt, K.: Lola - a low level analyser. In: Nielsen, M., Simpson, D. (eds.) ICATPN 2000. LNCS, vol. 1825, p. 465. Springer, Heidelberg (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Grass, E., Winkler, F., Krstić, M., Julius, A., Stahl, C., Piz, M. (2005). Enhanced GALS Techniques for Datapath Applications. In: Paliouras, V., Vounckx, J., Verkest, D. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2005. Lecture Notes in Computer Science, vol 3728. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11556930_59
Download citation
DOI: https://doi.org/10.1007/11556930_59
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29013-1
Online ISBN: 978-3-540-32080-7
eBook Packages: Computer ScienceComputer Science (R0)