Abstract
In this research work, we present a high-level prototyping of a new processor core based on Queue architecture as starting point for application-specific processor design exploration. Using modular design structure with control logic implemented as a set of communicating state machines, we show hardware emulation and optimizations results of a parallel queue proecssor architecture (QueueCore). We also show how to to fully exploit the capabilities of the designed QueueCore, while maintaining a common source base. From the evaluation results, we show that the QueueCore prototype fits on a single conventional FPGA device, thereby obviating the need to perform multi-chip partitioning which results in a loss of resource efficiency.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Sowa, M., Abderazek, B.A., Yoshinaga, T.: Parallel Queue Processor Architecture Based on Produced Order Computation Model. Int. Journal of Supercomputing, HPC 32(3), 217–229 (2005)
Abderazek, B.A., Arsenji, M., Shigeta, S., Yoshinaga, T., Sowa, M.: Queue Processor for Novel Queue Computing Paradigm Based on Produced Order Scheme. In: Proc. of HPC, IEEE CS, 0-7695-2138-X/04, July 2004, pp. 169–177 (2004)
Sheliga, M., sha, E.H.: Hardware/Software Co-design With the HMS Framework. Journal of VLSI Signal Processing Systems 13(1), 37–56 (1996)
Lewis, D., et al.: The Stratix Logic and Routing Architecture. In: Proc. FPGA 2002, pp. 12–20 (2002)
Cadence Design Systems, http://www.cadence.com/
Altera Design Software, http://www.altera.com/
Almaini, A.E.A., et al.: State Assignment of Finite State Machines using a Genetic Algorithm. In: IEE Proc. on Computers and Digital Techniques, pp. 279–286 (1995)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Abderazek, B.A., Kawata, S., Yoshinaga, T., Sowa, M. (2005). Modular Design Structure and High-Level Prototyping for Novel Embedded Processor Core. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds) Embedded and Ubiquitous Computing – EUC 2005. EUC 2005. Lecture Notes in Computer Science, vol 3824. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11596356_36
Download citation
DOI: https://doi.org/10.1007/11596356_36
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-30807-2
Online ISBN: 978-3-540-32295-5
eBook Packages: Computer ScienceComputer Science (R0)