Abstract
As power densities increase and mobile applications become pervasive, power-aware microprocessor design has become a critical issue. We present HLSpower, a unique tool for power-aware design space exploration of superscalar processors. HLSpower is based upon HLS [OCF00], a tool which used a novel blend of statistical modeling and symbolic execution to accelerate performance modeling more than 100-1000X over conventional cycle-based simulators.
In this paper, we extend the HLSmetho dology to model energy efficiency of superscalars. We validate our results against the Wattch [BTM00] cycle-based power simulator. While minor second order power effects continue to require detailed cycle-by-cycle simulation, HLSpower is useful for large-scale exploration of the significant power-performance design space. For example, we can show that the instruction cache hit rate and pipeline depth interact with power efficiency in a non-trivial way as they are varied over significant ranges. In particular, we note that, while the IPC of a superscalar increases monotonically with both optimizations, the energy efficiency does not. We highlight the design capabilities by focusing on these non-monotonic contour graphs to demonstrate how HLSpower can help build intuition in power-aware design.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
D. Burger and T. Austin. The SimpleScalar tool set, v2.0. Comp Arch News, 25(3), June 1997. 623
R. I. Bahar, T. Kelliher, and M. Irwin. Power and performance tradeo ffs using various caching strategies. In Proceedings of the International Symposium on Low-Power Electronics and Design, 1998. 621
D. Brooks and M. Martonosi. Dynamically exploiting narrow width operands to improve processor power and performance. In Proceedings of the 5th International Symposium on High-Pwerformance Computer Architecture, January 1999. 621
David Brooks, Vivek Tiwari, and Margaret Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 83–94, Vancouver, British Columbia, June 12–14, 2000. IEEE Computer Society and ACM SIGARCH. 620, 621
G. Cai and C.H. Lim. Architectural level power/performance optimization and dynamic power estimation. Cool Chips Tutorial colocated with MICRO32, November 1999. 621
Anantha Chandrakasan, Isabel Yang, Carlin Vieri, and Dimitri Antoniadis. Design considerations and tools for low-voltage digital system design. In 33rd Design Automation Conference (DAC’96), pages 113–118, New York, June 1996. Association for Computing Machinery. 620
Ashutosh Dhodapkar, Chee How Lim, George Cai, and W. Robert Daasch. TEM2P2EST: A thermal enabled multi-model power/performance ESTimator. Lecture Notes in Computer Science, 2008:112–125, 2001. 627
M. Gowan, L. Brio, and D. Jackson. Power considerations in the design of the alpha 21264 microprocessor. In 35 th Design Automation Conference, 1998. 624
C.X. Huang et al. The design and implementation of PowerMill. In Proc. Int. Workshop Low-Power Design, pages 105–110, April 1995. 621
M. B. Kamble and K. Ghose. Analytical energy dissipation models for low power caches. In Proceedings of the International Symposium on Low-Power Electronics and Design, 1997. 621
J. Monteiro, S. Devadas, and A. Ghosh. Retiming sequential circuits for low power. In Michael Lightner, ed., Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 398–402, Santa Clara, CA, November 1993. IEEE Computer Society Press. 620
S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: Speculation control for energy reduction. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA-98), volume 26,3 of ACM Computer Architecture News, pages 132–141, New York, June 27–July 1 1998. ACM Press. 621
Mark Oskin, Frederic T. Chong, and Matthew Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor designs. In 27 th Annual International Symposium on Computer Architecture, pages 71–82, 2000. 620, 621, 622, 623
Gi-Ho Park, Kil-Whan Lee, Jang-Soo Lee, Jung-Hoon Lee, Tack-Don Han, Shin-Dug Kim, Moon-Key Lee, Yong-Chun Kim, Seh-Woong Jeong, Hyung-Lae Roh, and Kwang-Yup Lee. Cooperative cache system: A lowpower cache structure for embedded processor. In Anonymous, ed., Cool Chips III: An International Symposium on Low-Power and High-Speed Chips, Kikai-Shinko-Kaikan, Tokyo, Japan April 24–25, 2000, 2000. 621
T. Sato, M. Nagamatsu, and H. Tago. Power and performance simulator: Esp and its application for 100 mips/w class risc design. In Low Power Electronics, 1994. Digest of Technical Papers, pages 46–47, 1994. 621
W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. The design and use of simplepower: a cycle-accurate energy estimation tool. In Design Automation Conference 2000, pages 340–345, 2000. 621
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Rao, R., Oskin, M.H., Chong, F.T. (2002). HLSpower: Hybrid Statistical Modeling of the Superscalar Power-Performance Design Space. In: Sahni, S., Prasanna, V.K., Shukla, U. (eds) High Performance Computing — HiPC 2002. HiPC 2002. Lecture Notes in Computer Science, vol 2552. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36265-7_58
Download citation
DOI: https://doi.org/10.1007/3-540-36265-7_58
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-00303-8
Online ISBN: 978-3-540-36265-4
eBook Packages: Springer Book Archive