Abstract
In this paper, we survey multi-objective system synthesis algorithms for lowp ower real-time systems-on-a-chip (SOCs), distributed and wireless client-server embedded systems, distributed embedded systems with recon.gurable.eld-programmable gate arrays (FPGAs), as well as distributed systems of SOCs. Many of these synthesis algorithms target simultaneous optimization of di.erent cost objectives, including system price, area and power consumption. Dynamic voltage scaling has proved to be a powerful technique for reducing power consumption. We also survey several dynamic voltage scaling techniques for distributed embedded systems containing voltage-scalable processors. The dynamic voltage scaling algorithms can be embedded in the inner-loop of a system synthesis framework and provide feedback for system-level design space exploration. Besides voltage-scalable processors, dynamically voltagescalable links have also been proposed for implementing high performance and low power interconnection networks for distributed systems. We survey relevant techniques in this area as well.
Acknowledgments: This work was supported by DARPA under contracts DAAB07- 00-C-L516 and DAAB07-02-C-P302.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
S. Prakash and S. Parker “SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems,” J. Parallel & Distributed Computing, vol. 16, pp. 338–351, Dec. 1992. 681
T.-Y Yen and W. Wolf, “Communication synthesis for distributed embedded systems,” in Proc. Int. Conf. Computer-Aided Design, pp. 288–294, Nov. 1995. 681
J. Hou and W. Wolf, “Partitioning methods for hardware-software co-design,” in Proc. Int. Workshop hardware/Software Codesign, pp. 70–76, Mar. 1996. 681
P. Eles, Z. Peng, and K. Kuchcinski, “System level hardware/software partitioning based on simulated annealing and tabu search,” Kluwer J. Design Automation for Embedded Systems, vol. 2, no. 1, pp. 5–32, Jan. 1997. 681
Y. Li and W. Wolf, “A task-level hierarchical memory model for system synthesis of multiprocessors,” in Proc. Design Automation Conf., pp. 153–156, June 1997. 681
B.P. Dave, G. Lakshminarayana, and N.K. Jha, “COSYN: Hardware-software cosynthesis of embedded systems,” in Proc. Design Automation Conf., pp. 703–708, June 1997. 681
R.P. Dick and N.K. Jha, “MOGAC: A multiobjective genetic algorithm for hardware-software co-synthesis of hierarchical heterogeneous distributed embedded systems,” IEEE Trans. Computer-Aided Design, vol. 17, no. 10, pp. 920–935, Oct. 1998. 681
L. Shang and N.K. Jha, “Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs,” in Proc. Int. Conf. VLSI design, pp. 345–352, Jan. 2002. 682
J. Henkel and Y. Li, “Energy-conscious HW/SW-partitioning of embedded systems: A case study of an MPEG-2 encoder,” in Proc. Int. Wkshp. HW/SW Codesign, pp. 23–27, Mar. 1998. 683
Y. Li and J. Henkel, “A framework for estimating and minimizing energy dissipation of embedded HW/SW systems,” in Proc. Design Automation Conf., pp. 188–193, June 1998. 683
J. Henkel, “A low power hardware/software partitioning approach for core-based embedded systems,” in Proc. Design Automation Conf., pp. 122–127, June 1999. 683
R.P. Dick and N.K. Jha, “MOCSYN: Multiobjective core-based single-chip system synthesis,” in Proc. Design, Automation & Test in Europe Conf., pp. 263–270, Mar. 1999. 683
Y. Fei and N. K. Jha, “Functional partitioning for low-power distributed systems of systems-on-a-chip,” in Proc. Int. Conf. VLSI Design, pp. 274–279, Jan. 2002. 684
R.P. Dick and N.K. Jha, “COWLS: Hardware-software co-synthesis of distributed wireless low-power embedded client-server systems,” in Proc. Int. Conf. VLSI Design, pp. 114–120, Jan. 2000. 684
K. A. Bowman, B. L. Austin, J.C. Eble, X. Tang, and J. D. Meindl, “A physical alpha-power law MOSFET model,” IEEE J. Solid-State Circuits, vol. 34, pp. 1410–1414, Oct. 1999. 685
F. Yao, A. Demers, and S. Shenker, “A scheduling model for reduced CPU energy,” in Proc. Symp. Foundations of Computer Science, pp. 374–382, Oct. 1995. 685, 686
N.K. Jha, “Lowp ower system scheduling and synthesis,” in Proc. Int. Conf. Computer-Aided Design, pp. 259–263, Nov. 2001. 685
A. Manzak and C. Chakrabarti, “Variable voltage task scheduling algorithms for minimizing energy,” in Proc. Int. Symp. Low Power Electronics & Design, pp. 279–282, Aug. 2001. 685
C. Hsu, U. Kremer, and M. Hsiao, “Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessors,” in Proc. Int. Symp. Low Power Electronics & Design, pp. 275–280, Aug. 2001. 685
T. Pering, T. Burd, and R. Brodersen, “The simulation and evaluation of dynamic voltage scaling algorithms,” in Proc. Int. Symp. Low Power Electronics & Design, pp. 76–81, Aug. 1998. 685
I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. B. Srivastava, “Power optimization of variable-voltage core-based systems,” IEEE Trans. Computer-Aided Design, vol. 18, no. 12, pp. 1702–1714, Dec. 1999. 685
G. Quan and X. Hu, “Energy e.cient.xed-priority scheduling for real-time systems on variable voltage processors,” in Proc. Design Automation Conf., pp. 828–833, June 2001. 685
J. Pouwelse, K. Langendoen, and H. Sips, “Energy priority scheduling for variable voltage processors,” in Proc. Int. Symp. Low Power Electronics & Design, pp. 28–35, Aug. 2001. 685
N. Bambha, S. S. Bhattacharyya, J. Teich, and E. Zitzler, “Hybrid search strategies for dynamic voltage scaling in embedded multiprocessors,” in Proc. Int. Workshop Hardware/Software Co-Design, pp. 243–248, Apr. 2001. 686
Y. Zhang, X. Hu, and D. Chen, “Task scheduling and voltage selection for energy minimization,” in Proc. Design Automation Conf., pp. 183–188, June 2002. 686
Y. Kwok and I. Ahmad, “Dynamic critical-path scheduling: An effective technique for allocating task graphs to multiprocessors,” IEEE Trans. Parallel & Distributed Systems, vol. 7, no. 5, pp. 506–521, May 1996. 686
F. Gruian and K. Kuchcinski, “LEneS: Task-scheduling for low-energy systems using variable voltage processors,” in Proc. Asian South Pacific Design Automation Conf., pp. 449–455, Jan. 2001. 686
M.T. Schmitz and B.M. Al-Hashimi,“Considering power variations of DVS processing elements for energy minimisation in distributed systems,” in Proc. Int. Symp. System Synthesis, pp. 250–255, Oct. 2001. 686, 688
J. Luo and N.K. Jha, “Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems,” in Proc. Asian and South Pacific Design Automation Conf., pp. 719–724, Apr. 2002. 686, 687, 688
J. Luo and N.K. Jha, “Variable voltage joint scheduling of periodic task graphs and aperiodic tasks in real-time distributed embedded systems,” Tech. Rep. CEJ02-002, Dept. of Electrical Engineering, Princeton Univ., Apr. 2002. 686, 688
J. Luo and N.K. Jha, “Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems,” Tech. Rep. CE-J02-001, Dept. of Electrical Engineering, Princeton Univ., Jan. 2002. 687
C. Partel, S. Chai, S. Yalamanchili, and D. Schimmel, “Power-constrained design of multiprocessor interconnection networks,” inProc. Int. Conf. Computer Design, pp. 408–416, Oct. 1997. 689
H. Wang, L.-S. Peh, and S. Malik, “A power model for routers: Modeling Alpha 21364 and InfiniBand routers,” in Proc. Hot Interconnects 10, Aug. 2002. 689
S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb, “The ALPHA 21364 network architecture,” in Proc. Hot Interconnects 9, Aug. 2001. 689
G. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, “A variable-frequency parallel I/O interface with adaptive power-supply regulation,” J. Solid-State Circuits, vol. 35, no. 11, pp. 1600–1610, Nov. 2000. 689
J. Kim and M. Horowitz “Adaptive supply serial links with sub-1V operation and per-pin clock recovery,” in Proc. Int. Solid-State Circuits Conf., pp. 216–217, Feb. 2002. 689
J. Kim and M. Horowitz, “An effcient digital sliding controller for adaptive power supply regulation,” in Proc. Int. Symp. VLSI Circuits, pp. 133–136, June 2001. 689
L. Shang, L.-S. Peh and N. K. Jha, “Power-efficient interconnection networks: dynamic voltage scaling with links,” Computer Architecture Letters, vol. 1, no. 2, pp. 2–5, July 2002. 689, 690
S.M. Martin, K. Flautner, T. Mudge, and D. Blaauw, “Combined dynamic voltage scaling and adaptive body biasing for lowp ower microprocessors under dynamic workloads,” in Proc. Int. Conf. Computer-Aided Design, Nov. 2002. 690
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Luo, J., Jha, N.K. (2002). Low Power Distributed Embedded Systems: Dynamic Voltage Scaling and Synthesis. In: Sahni, S., Prasanna, V.K., Shukla, U. (eds) High Performance Computing — HiPC 2002. HiPC 2002. Lecture Notes in Computer Science, vol 2552. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36265-7_63
Download citation
DOI: https://doi.org/10.1007/3-540-36265-7_63
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-00303-8
Online ISBN: 978-3-540-36265-4
eBook Packages: Springer Book Archive