Abstract
This paper presents the results of experimentation with a design visualisation for dynamically reconfigurable systems. Several techniques have been developed, which provide visualisation of temporal and spatial characteristics of a design with one or more configurations. The presented visualisation techniques are capable of supporting the design space exploration for both reconfigurable and partially reconfigurable systems. The practicality of these techniques has been verified on their implementation in the DYNASTY Framework.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
W. Luk and S. Guo, “Visualising reconfigurable libraries for FPGAs,” in Proc. 31st Asilomar Conference on Signals, Systems and Computers, pp. 389–393, IEEE Computer Society, 1998.
K. Bondalapati and V. K. Prasanna, “DRIVE: An interpretive simulation and visualisation environment for dynamically reconfigurable systems,” in Field-Programmable Logic and Applications P. Lysaght, J. Irvine, and R. Hartenstein, eds., LNCS 1673, (Glasgow, UK), pp. 31–40, Springer-Verlag, Aug. 30-Sept. 1, 1999.
M. Vasilko, “DYNASTY: A temporal floorplanning based CAD framework for dynamically reconfigurable logic systems,” in Field-Programmable Logic and Applications P. Lysaght, J. Irvine, and R. Hartenstein, eds., LNCS 1673, (Glasgow, UK), pp. 124–133, Springer-Verlag, Aug. 30-Sept. 1, 1999.
Xilinx, XC6200 Field Programmable Gate Arrays. Xilinx, Inc., Apr. 1997. Version 1.10.
J. P. Heron and R. F. Woods, “Architectural strategies for implementing an image processing algorithm on XC6200 FPGA,” in Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, (FPL’ 96 Proceedings) R. W. Hartenstein and M. Glesner, eds., LNCS 1142, pp. 317–326, Springer-Verlag, 1996.
P. Foulk and I. Hodson, “Data folding in SRAM configurable FPGAs,” in IEEE Workshop on FPGAs for Custom Computing Machines D. A. Buell and K. L. Pocek, eds., Napa, CA, USA IEEE Comput. Soc. Press, Apr. 5–7, 1993.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Vasilko, M. (2000). Design Visualisation for Dynamically Reconfigurable Systems. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_14
Download citation
DOI: https://doi.org/10.1007/3-540-44614-1_14
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67899-1
Online ISBN: 978-3-540-44614-9
eBook Packages: Springer Book Archive