Abstract
A tool for verification of distributed systems defined using standard SDL-96 is described. The SDL description is automatically translated into a high-level Petri net model which is analyzed using the Maria reachability analyzer. Compared to manual design of a formal model for the system this saves a lot of time and greatly reduces the human mistakes in creating the model. The design process is also considerably more efficient because it is possible to check that the system is correct at a very early stage. Methods to reduce the complexity of the analysis both at the modeling and at the analysis level are discussed.
This work has been supported by the ETX program of The National Technology Agency of Finland and by Nokia Research Center.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
P. Leblanc. Simulation, verification and validation of models. VERILOG White Paper, Toulouse Cedex, France, March 1998.
M. Bozga, S. Graf, L. Mounier. Automated validation of distributed software using the IF environment. Electronic Notes in Theoretical Computer Science, 55(3), 2001.
J. Fischer, E. Dimitrov, U. Taubert. Analysis and formal verification of SDL’92 specifications using extended Petri nets. Technical Report 43, Department of Computer Science, Humbolt University Berlin, Germany, 1995.
M. Malmqvist. Methodology of dynamical analysis of SDL programs using predicate/transition nets. Technical Report B16, HUT-DS, Espoo, Finland, 1997.
N. Husberg, T. Manner. Emma: developing an industrial reachability analyzer for SDL. Proc. FM’99, Vol. I, LNCS 1708, pp. 642–661. Springer, 1999.
PROD 3.3.09—an advanced tool for efficient reachability analysis. Software, HUTTCS, Espoo, Finland, http://www.tcs.hut.fi/Software/prod/.
K. Varpaaniemi, K. Heljanko, J. Lilius. prod 3.2—An advanced tool for efficient reachability analysis. Proc. CAV’97, LNCS 1254, pp. 472–475. Springer, 1997.
Maria—a modular reachability analyzer. Software, HUT-TCS, Espoo, Finland, http://www.tcs.hut.fi/Software/maria/.
M. Mäkelä. Maria: Modular reachability analyzer for algebraic system nets. Proc. ICATPN 2002, LNCS 2360, pp. 434–444. Springer, 2002.
T. Latvala. Model Checking Linear Temporal Logic Properties of Petri Nets with Fairness Constraints. Proc. ICATPN 2001, LNCS 2075, pp. 242–262. Springer, 2001.
ITU-T. Z.100 (03/93) CCITT Specification and Description Language (SDL) with Z.100 Addendum 1 (10/96) Corrections to Recommendation Z.100 (10/96). International Telecommunication Union, Geneva.
M. Mäkelä. Implementing the front-end of an SDL compiler. Master’s thesis, HUTTCS, Espoo, Finland, 1998.
H. Fleischhack, B. Grahlmann. A compositional Petri net semantics for SDL. Proc. ICATPN’98, LNCS 1420, pp. 144–164. Springer, 1998.
N. Husberg, T. Tynjälä, K. Varpaaniemi. Modeling and analyzing the SDL description of the ISDN-DSS1 protocol. Proc. ICATPN 2000, LNCS 1825, pp. 244–260. Springer, 2000.
A. Aalto. Automatic translation of SDL into high-level Petri nets. Master’s thesis manuscript, HUT-TCS, Espoo, Finland, 2003.
T. G. Churina, M. U. Mashukov, V. A. Nepomniaschy. Towards verification of SDL specified distributed systems: Coloured Petri nets approach. Proc. CS&P’2001, pp. 37–48. University of Warsaw, Poland, 2001.
3rd Generation Partnership Project: Technical Specification Group Radio Access Network; RLC Protocol Specification, Version 3G TS 25.322 V3.5.0. 3GPP (3rd Generation Partnership Project), Sophia Antipolis, France, 2000.
T. Tynjälä. Combining abstractions and reachability analysis: A case study of the RLC protocol. Licentiate’s thesis, HUT-TCS, Espoo, Finland, March 2003.
T. Tynjälä, S. Leppänen, V. Luukkala. Verifying reliable data transmission over UMTS radio interface with high-level Petri nets. Proc. FORTE 2002, LNCS 2529, pp. 178–193. Springer, 2002.
R.P. Kurshan, V. Levin, M. Minea, D. Peled, H. Yenigün. Combining software and hardware verification techniques. Formal Methods in System Design, 21(3):251–280, 2002.
O. Bacsbuĝoĝlu, K. İnan. Compiling SDL into the finite state specification language COSPAN. Proc. ISCIS X (1995), Vol. II, pp. 643–650. Istanbul Technical University, Turkey, 1995.
V. Levin, H. Yenigün. SDLcheck: A model checking tool. Proc. CAV 2001, LNCS 2102, pp. 378–381. Springer, 2001.
R. H. Hardin, Z. Har’El, R. P. Kurshan. COSPAN. Proc. CAV’96, LNCS 1102, pp. 423–427. Springer, 1996.
J. Katzenelson, R. P. Kurshan. S/R: A language for specifying protocols and other coordinating processes. Proc. 5th IEEE-PCCC (1986), pp. 282–292. IEEE, 1986.
A. Schulz, T. Tynjälä. Translation rules from standard SDL to Maria input language. In Research Report A63, HUT-TCS, Espoo, Finland, 2000, pp. 105–114.
D. Bošnački, D. Dams, L. Holenderski, N. Sidorova. Model checking SDL with SPIN. Proc. TACAS 2000, LNCS 1785, pp. 363–377. Springer, 2000.
G. Jia, S. Graf. Verification experiments on the MASCARA protocol. Proc. SPIN 2001, LNCS 2057, pp. 123–142. Springer, 2001.
C. Stehno. Real-time systems designs with PEP. Proc. TACAS 2002, LNCS 2280, pp. 476–480. Springer, 2002.
G. J. Holzmann. The model checker SPIN. IEEE Transactions on Software Engineering, 23(5):279–295, 1997.
G. J. Holzmann, J. Patti. Validating SDL specifications: an experiment. Proc. PSTV IX (1989), pp. 317–326. North-Holland, 1990.
M. Beaudouin-Lafon et al. CPN/Tools: A tool for editing and simulating coloured Petri nets. Proc. TACAS 2001, LNCS 2031, pp. 574–577. Springer, 2001.
C. N. Ip, D. L. Dill. Better verification through symmetry. Formal Methods in System Design, 9(1/2):41–75, 1996.
A. P. Sistla, V. Gyuris, E. A. Emerson. SMC: A symmetry-based model checker for verification of safety and liveness properties. ACM Transactions on Software Engineering and Methodology, 9(2):133–166, 2000.
T. Junttila. Symmetry reduction algorithms for data symmetries. Research Report A72, HUT-TCS, Espoo, Finland, 2002.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Aalto, A., Husberg, N., Varpaaniemi, K. (2003). Automatic Formal Model Generation and Analysis of SDL. In: Reed, R., Reed, J. (eds) SDL 2003: System Design. SDL 2003. Lecture Notes in Computer Science, vol 2708. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45075-0_17
Download citation
DOI: https://doi.org/10.1007/3-540-45075-0_17
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40539-9
Online ISBN: 978-3-540-45075-7
eBook Packages: Springer Book Archive