Skip to main content
SpringerLink
Log in

FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors

  • Conference paper
  • First Online:
Embedded Software (EMSOFT 2002)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2491))

Included in the following conference series:

Abstract

The design of efficient compilers for embedded processors has emerged with the growing importance of embedded application-specific processors and DSPs in consumer, multimedia and communication applications. We present in this paper the FlexCC2 compiler. FlexCC2 is a retargetable compiler for embedded processors, part of the FlexWare embedded software development environment. Application specific processors often contain specific and dedicated features like specific instructions that traditional compilers hardly accommodate. In this context, compilers able to produce high quality code, both in size and performance while being easily retargetable and able to use processor specific instructions represent a particular competitive differentiation. FlexCC2 offers such a differentiation to its users.

Authors listed in alphabetical order.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. ACE Associated Compiler Expert bv. The CoSy Framework, a Compiler Construction System. Ref. CoSy-8006-fw, 2000.

    Google Scholar 

  2. A. Appel, J. Davidson, and N. Ramsey. The Zephyr compiler infrastructure. Internal Report, http://www.RCS.virginia.edu/zephyr, 1998.

  3. D. Callahan, B. Koblenz. Register Allocation via Hierarchical Graph Coloring. Proceedings of the ACM SIGPLAN’91 Conference on Programming Languages Design and Implementation, Volume 26, June 1991, Pages 192–202.

    Google Scholar 

  4. Z. Chamski, C. Eisenbeis, E. Rohou. Flexible Issue Slot Assignment for VLIW Architectures. Proceedings of the Software and Compilers for Embedded Systems Symposium, S COP ES’99, September 1999.

    Google Scholar 

  5. L. George, A. Appel. Iterated Register Coalescing. ACM Transactions on Programming Languages and Systems, Vol 18, No 3, May 1996, Pages 300–324.

    Article  Google Scholar 

  6. P. Guillaume. Contribution aux Aspects Dorsaux de la Synthèse de Systèmes Monopuces. Ph.D thesis. University of Grenoble, June 1999.

    Google Scholar 

  7. W-M. Hwu & all. The Superblock: An effective Technique for VLIW and Superscalar Compilation. Journal of supercomputing A:229–248, 1993.

    Google Scholar 

  8. R. Leupers. Code Optimization Techniques for Embedded Processors, Methods, Algorithms and Tools. Kluwer Academic Publishers, 2000.

    Google Scholar 

  9. S. Liao, Code Generation and Optimization for Embedded Digital Signal Processors. Ph.D. thesis, Massachusetts Institute of Technology, 1996

    Google Scholar 

  10. C. Liem. Retargetable Compilers for Embedded Core Processors. Kluwer Academic Publishers, 1997.

    Google Scholar 

  11. C. Liem, P. Paulin. ”Compilation Techniques and Tools for Embedded Processor Architectures”, in “Hardware/Software Co-Design: Principles and Practice, ” J. Staunstrup, W. Wolf (editors), Kluwer Academic Publishers, 1997.

    Google Scholar 

  12. P. Paulin, M. Santana. FlexWare: A Retargetable Embedded Software Development Environment for Application-Specific Instruction-set Processors. IEEE Design & Test Magazine, Special Issue on Embedded Processors, Summer 2002.

    Google Scholar 

  13. G. Pokam, F. Bodin. A Retargetable Preprocessor for Multimedia Instructions. Proceedings of the 9th workshop on Compilers for Parallel Computers (CPC’2001), June 2001.

    Google Scholar 

  14. B. Ramakrishna Rau. Iterative Modulo Scheduling. Hewlett Packard HP:-94-115 research report, November 1995.

    Google Scholar 

  15. E. Rohou, F. Bodin, A. Seznec. SALTO: System for assembly language transformation and optimization. Technical report 1032, IRISA, September 1996.

    Google Scholar 

  16. M.D. Smith and G. Holloway. The Machine-SUIF Documentation Set. Technical report, Harvard University, 2000.

    Google Scholar 

  17. P.H. Sweany. Inter-Block Code Motion Without Copies. Ph.D thesis, Colorado State University, 1992.

    Google Scholar 

  18. R. Wilson & all. SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. ACM SIGPLAN Notices, 29(12), Dec. 1996

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. STMicroelectronics, Central R&D Embedded System Technology, 850 Rue Jean Monnet, F-38926, Crolles, France

    Valérie Bertin, Jean-Marc Daveau, Philippe Guillaume, Thierry Lepley, Denis Pilat, Claire Richard, Miguel Santana & Thomas Thery

Authors
  1. Valérie Bertin
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jean-Marc Daveau
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Philippe Guillaume
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Thierry Lepley
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Denis Pilat
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Claire Richard
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Miguel Santana
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Thomas Thery
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of EECS, University of California at Berkeley, Berkeley, CA, 94720, USA

    Alberto Sangiovanni-Vincentelli

  2. Verimag, Centre Equation, 2 rue de Vignate, 38610, Gieres, France

    Joseph Sifakis

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bertin, V. et al. (2002). FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors. In: Sangiovanni-Vincentelli, A., Sifakis, J. (eds) Embedded Software. EMSOFT 2002. Lecture Notes in Computer Science, vol 2491. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45828-X_28

Download citation

  • DOI: https://doi.org/10.1007/3-540-45828-X_28

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-44307-0

  • Online ISBN: 978-3-540-45828-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation