Abstract
In this paper, we study the possibility of using Evolvable Hardware (EHW) for scheduling real-time traffic in Asynchronous Transfer Mode (ATM) networks. EHW is hardware which is built on programmable logic devices and whose architecture can be reconfigured by using genetic learning to adapt to new environments. A novel design is the function-level EHW [5, 9] based on Field Programmable Gate Array (FPGA) chips, where a number of Programmable Floating processing Units (PFUs) are embedded in one chip. The selectable high-level hardware functions of each PFU make the function-level EHW to be suitable for a wide variety of applications in practice. In our experiment, a statistical multiplexer at an ATM node is modeled for the purpose of generating training data. Superposed bursty cell streams are applied to the model of the multiplexer. The EHW is trained by the collected data in the learning phase. After learning is complete, the best chromosome is tested with respect to various traffic characteristics and the Quality Of Service (QOS) requirements of the cell traffic. Simulation results show that the function-level EHW performs the control well for cell scheduling problem in ATM networks.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
Ani C. et al., “Simulation Technique for Evaluating Cell-Loss Rate in ATM Networks”, Simulation, Vol. 64, No. 5, pp. 320–329, May 1995.
Goldberg D., “Genetic Algorithm in Search, Optimization, and Machine Learning”, Addison Wesley. 1989.
Guerin R. et al., “Equivalent Capacity and Its Application to Bandwidth Allocation in High-Speed Networks”, IEEE J. Select. Areas Commun., Vol. 9, No. 7, pp. 968–981, Sept. 1991.
Higuchi T. et al., “Evolvable Hardware”, in Massively Parallel Artificial Intelligence, edited by Kitano H. and Hendler J., pp. 398–421, MIT Press, 1994.
Higuchi T. et al., “Hardware Evolution at Gate and Function Level”, in Proc. of International Conference on Biologically Inspired Autonomous Systems: Computation, Cognition and Action, Durham. NC, USA, 4–5 March 1996.
Hiramatsu A., “ATM Communications Network Control by Neural Networks”, IEEE Trans. Neural Networks, Vol. 1, No. 1, pp. 122–130, March 1990.
ITU-T: Recommendation 1.371. “Traffic Control and Congestion Control in B-ISDN”, Geneva, 1993.
Kajitani I. et al., “Variable length Chromosome GA for Evolvable Hardware”, in Proc. of the 1996 IEEE International Conference on Evolutionary Computation (ICEC'96), pp. 443–447, May 1996.
Murakawa M. et al., “Hardware Evolvable at Function Level”, in Proc. of the International Conference on Parallel Problem Solving from Nature (PPSN'96). Berlin, Sept. 1996.
Nagarajan R. et al., “Approximation Techniques for Computing Packet Loss in Finite-Buffered Voice Multiplexer”, IEEE J. Select. Areas Commun., Vol. 9, No. 3, pp. 368–377, April 1991.
Tarraf A. et al., “A Novel Neural Network Traffic Enforcement Mechanism for ATM Networks”, IEEE J. Select. Areas Commun., Vol. 12, No. 6, pp. 1088–1095, August 1994.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Liu, W., Murakawa, M., Higuchi, T. (1997). ATM cell scheduling by function level evolvable hardware. In: Higuchi, T., Iwata, M., Liu, W. (eds) Evolvable Systems: From Biology to Hardware. ICES 1996. Lecture Notes in Computer Science, vol 1259. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63173-9_46
Download citation
DOI: https://doi.org/10.1007/3-540-63173-9_46
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63173-6
Online ISBN: 978-3-540-69204-1
eBook Packages: Springer Book Archive