Abstract
A method of stream cipher keys generation with low power consumption based on LFSR (Linear Feedback Shift Register) is presented in this paper. The idea of power consumption minimization by modifying the structure of main element of cipher keys generator (LFSR) have been proposed. In this paper some examples are included.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Zeng K., Yang C., Wei D. and Rao T.R.N.. pseudo-random bit generators in streamcipher cryptography. Computer, 1991.
Mlynek D., Design of VLSI systems, Webcourse, http://lsiwww.epfl.ch
Girard P., Low Power testing of VLSI circuits: Problems and Solutions // IEEE International Symposium on Quality of Electronic Design, March 2000, pp. 173–179
Pedram M., Power Minimization IC Design: Principles and Applications // ACM Trans. On Design Auto of Electronic Systems, 1996, Vol. 1, no. I, pp.3–56
Bonhomme Y., Girard P., Landrault C., Pravossoudovitch S., “Power conscious testing”, Proceedings of East-West Design&Test Conference (EWDTC’03), Yalta Ukraine 2003, pp. 29–31
Wang S., Gupta S., „DS-LFSR: A New BIST TPG for Low Heat Dissipation“, IEEE International Test Conference, November 1997, pp.848–857
Wang S., Gupta S., „LT-RTPG: A New Test-Per-Scan BIST TPG for Low Heat Dissipation“, IEEE International Conference, September 1999, pp. 85–94
Zhang X., Roy K., Bhawmik S., “Powertest: A Tool for Energy Conscious weighted Random Pattern testing”, IEEE International Conference on VLSI Design, 1999
Corno F., Rebaudengo M., Sonza Reorda M., Squillero G., Violente M., “Low Power BIST via Non-Linear Hybrid Cellular Automata”, IEEE VLSI test Symposium, May 2000, pp.29–34
Gizapoulos D., Kranitis N., Paschalis A., Psarakis M., Zorian Y., “Low Power/Energy BIST scheme for Datapaths”, IEEE VLSI Symposium, May 2000, pp.23–28
Zeng K., Yang C., Wie D. and Rao T.R.N., Pseudo-random bit generators in stream-cipher cryptography. Computer, 1991
Murashko I., Yarmolik V.N., Puczko M.: “The power consumption reducing technique of the pseudo-random test pattern generator and the signature analyzer for the built-in self-test”, Proceedings of the VIIth International Conference of CAD Systems in Microelectronics 2003, Lviv-Slavske, Ukraine, pp. 141–144
Puczko M., Yarmolik V.N.: „Low power design for two-pattern test sequence generator based on LFSR“, in book Computer Information Systems and Applications vol. I, Bialystok 2004, pp.246–253
Golomb S.W. Shift Register Sequences, Holden Day, 1967
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, LLC
About this paper
Cite this paper
Puczko, M., Yarmolik, V. (2006). Stream Cipher Keys Generation with Low Power Consumption Based on LFSR. In: Saeed, K., Pejaś, J., Mosdorf, R. (eds) Biometrics, Computer Security Systems and Artificial Intelligence Applications. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-36503-9_15
Download citation
DOI: https://doi.org/10.1007/978-0-387-36503-9_15
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-36232-8
Online ISBN: 978-0-387-36503-9
eBook Packages: Computer ScienceComputer Science (R0)