Skip to main content

Abstract

Earlier chapters have concentrated on the analysis and design of circuits in which the output signal value at any time is determined solely by the values of the input variables at that time. These are combinational logic circuits, though in practical terms we have to extend the definition to allow for the settling time necessitated by the unavoidable propagation delay through the logic gates.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Edwards, C. R. and Hurst, S. L. (1976). An analysis of universal logic modules. Int. J. Electron., 41, 625–8

    Article  Google Scholar 

  • Golomb, S. W. (1982). Shift Register Sequences, Aegean Press, California

    Google Scholar 

  • Hamming, R. W. (1950). Error-detecting and error-correcting codes, Bell Syst. Tech. J., 29, 147–60 (April)

    Article  MathSciNet  Google Scholar 

  • Messina, A. (1972). Considerations for non-binary counter applications, Computer Design, 11, No. 11 (November)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Copyright information

© 1987 B. R. Bannister and D. G. Whitehead

About this chapter

Cite this chapter

Bannister, B.R., Whitehead, D.G. (1987). Sequential Logic Components. In: Fundamentals of Modern Digital Systems. Palgrave, London. https://doi.org/10.1007/978-1-349-18858-1_5

Download citation

  • DOI: https://doi.org/10.1007/978-1-349-18858-1_5

  • Publisher Name: Palgrave, London

  • Print ISBN: 978-0-333-44287-6

  • Online ISBN: 978-1-349-18858-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics