Abstract
The cost of each design cycle increases as the fabrication process technology advances. As such, new techniques are required to minimize the number of spins required before a chip meets all of its specifications. This chapter presents the motivation behind and requirements for what is termed “first pass silicon success” in the context of designing complex RF integrated transcivers for wireless applications. Design techniques leading to first pass success and taking advantage of the increased integration of digital, analog and RF are presented that address these issues.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
http://www.m2000.fr/products.htm
Ahola, et. al, “A single-chip CMOS transceiver for 802.11a/b/g wireless LANs’,” JSSC, Dec. 2004
Muhammedat. al. “Adiscrete-timeBluetooth receiver in a 0.13μm digitalCMOSprocess,” ISSCC 2004
http://www.amkor.com/Products/all datasheets/MicroLeadFrame.pdf
F. Jonsson and H. Olsson, “RF detetors for on-chip amplitue measurements,” Electronic Letters, vol, 40, no. 20, Sep 2004
K. K. Johnson, “Optimizing Link Budget Performance, Cost and Interchangeability by Prediciting Residual BER: Part I - Residual BER Overview and PHase Noise,” The Microwave Journal, July 2002
Gharpurey,RandMeyer, R. G., “Modeling and analysis of substrate copuling in integrated circuits,” JSSC, March 1996
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Wilson, J., Ismail, M. (2006). RFIC DESIGN FOR FIRST-PASS SILICON SUCCESS. In: ISMAIL, M., GONZÁLEZ, D.R. (eds) Radio Design in Nanometer Technologies. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-4824-1_13
Download citation
DOI: https://doi.org/10.1007/978-1-4020-4824-1_13
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-4823-4
Online ISBN: 978-1-4020-4824-1
eBook Packages: EngineeringEngineering (R0)