Skip to main content

Adaptive Interconnect Models for Transaction-Level Simulation

  • Chapter
Languages for Embedded Systems and their Applications

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 36))

Abstract

Transaction level models are constructed for efficient simulation of complex embedded systems and systems-on-chip. Traditionally, the use case of a transaction level model dictates its accuracy and abstraction level, which are fixed during simulation. Although the chosen level of accuracy may be required in some intervals, in some other intervals the model may simply be too accurate for the scenario being simulated. This makes the model a simulation bottleneck and unnecessarily impedes the simulation performance. In this contribution we present an adaptive approach for modeling interconnects. The abstraction level of an adaptive model dynamically adapts to the simulation scenario, increasing the simulation performance without sacrificing the accuracy. We have developed adaptive models for point-to-point, FIFO based communication channels widely used in modern GALS and multiprocessor systems as well as models for complex, pipelined buses. We have applied the proposed approach to two real-world communication protocols and developed adaptive models of the AMBA AHB bus and the Fast Simplex Link (FSL) in SystemC, based on the recent OSCI TLM 2 standard. Our experiments clearly show the increase in simulation performance compared to existing, non-adaptive models.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Accellera Organization, Inc. SystemVerilog 3.1a Language Reference Manual, May 2004.

    Google Scholar 

  2. R.W. Apperson, Z.Yu, M.J. Meeuwsen, T. Mohsenin, and B.M. Baas. A scalable dual-clock FIFO for data transfers between arbitrary and haltable clock domains. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(10):1125–1134, 2007.

    Article  Google Scholar 

  3. ARM Limited. AMBA Specification, Version 2.0, May 1999.

    Google Scholar 

  4. ARM Limited. AMBA AHB Transaction Level Modeling Specification, Version 1.0.1, May 2006.

    Google Scholar 

  5. G. Beltrame, D. Sciuto, and C. Silvano. Multi-accuracy power and performance transactions-level modeling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 26:1830–1842, 2007.

    Article  Google Scholar 

  6. M. Burton, J. Aldisy, R. Guenzel, and W. Klingauf. Transaction level modelling: a reflection on what TLM is and how TLMs may be classified. In Proceedings of the Forum on Specification and Design Languages (FDL ’07), September 2007.

    Google Scholar 

  7. L. Cai and D. Gajski. Transaction level modeling: an overview. In Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS ’03), October 2003.

    Google Scholar 

  8. M. Caldari, M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and C. Turchetti. Transaction-level models for AMBA bus architecture using SystemC 2.0. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE ’03), March 2003.

    Google Scholar 

  9. R. Dömer, A. Gerstlauer, and D. Gajski. The SpecC Language Reference Manual, Version 2.0. SpecC Technology Open Consortium (www.specc.org), December 2002.

  10. F. Ghenassia. Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer, New York, 2006.

    Google Scholar 

  11. K. Hines and G. Borriello. Dynamic communication models in embedded system co-simulation. In Proceedings of the Design Automation Conference (DAC ’97), June 1997.

    Google Scholar 

  12. IEEE Computer Society. Standard SystemC Language Reference Manual. Standard 1666-2005, March 2006.

    Google Scholar 

  13. Y. Jin, N. Satish, K. Ravindran, and K. Keutzer. An automated exploration framework for FPGA-based soft multiprocessor systems. In CODES+ISSS ’05: Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pages 273–278. Assoc. Comput. Mach., New York, 2005.

    Chapter  Google Scholar 

  14. W. Klingauf, R. Günzel, O. Bringmann, P. Parfuntseu, and M. Burton. GreenBus: a generic interconnect fabric for transaction level modelling. In Proceedings of the 43rd Annual Conference on Design Automation (DAC ’06), July 2006.

    Google Scholar 

  15. B. Niemann and C. Haubelt. Towards a unified execution model for transactions in TLMs. In Proceedings of the Fifth ACM–IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE ’07), June 2007.

    Google Scholar 

  16. K. Niyogi and D. Marculescu. System level power and performance modeling of GALS point-to-point communication interfaces. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED ’05), pages 381–386, August 2005.

    Google Scholar 

  17. Open SystemC Initiative (OSCI) TLM Working Group (www.systemc.org). Transaction Level Modeling Standard 2 (OSCI TLM 2), June 2008.

  18. S. Pasricha, N. Dutt, and M. Ben-Romdhane. Fast exploration of bus-based on-chip communication architectures. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS ’04), September 2004.

    Google Scholar 

  19. M. Radetzki. SystemC TLM transaction modelling and dispatch for active objects. In Proceedings of the Forum on Specification and Design Languages (FDL ’06), September 2006.

    Google Scholar 

  20. M. Radetzki and R. Salimi-Khaligh. Accuracy-adaptive simulation of transaction level models. In Proceedings of Design, Automation and Test in Europe 2008 (DATE 08), March 2008.

    Google Scholar 

  21. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta. Complete computer system simulation: the SimOS approach. IEEE Parallel and Distributed Technology: Systems and Applications, 3(4):34–43, 1995.

    Article  Google Scholar 

  22. R. Salimi-Khaligh and M. Radetzki. Efficient and extensible transaction level modeling based on an object oriented model of bus transactions. In Proceedings of the International Embedded Systems Symposium (IESS ’07), May 2007.

    Google Scholar 

  23. G. Schirner and R. Dömer. Fast and accurate transaction level models using result oriented modeling. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD ’06), November 2006.

    Google Scholar 

  24. G. Schirner and R. Dömer. Quantitative analysis of transaction level models for the AMBA bus. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE ’06), March 2006.

    Google Scholar 

  25. Xilinx, Inc. Fast Simplex Link (FSL) Specification, Version 2.11a, June 2007.

    Google Scholar 

  26. S. Xu and H. Pollitt-Smith. A multi-microblaze based SOC system: from SystemC modeling to FPGA prototyping. In IEEE International Workshop on Rapid System Prototyping, pages 121–127, 2008.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Rauf Salimi Khaligh .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Salimi Khaligh, R., Radetzki, M. (2009). Adaptive Interconnect Models for Transaction-Level Simulation. In: Radetzki, M. (eds) Languages for Embedded Systems and their Applications. Lecture Notes in Electrical Engineering, vol 36. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-9714-0_10

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-9714-0_10

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-9713-3

  • Online ISBN: 978-1-4020-9714-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics