Abstract
The goal of this research is to explore the area, performance and power consumption gap between FPGAs and standard cell ASICs. The first step in this process is measuring the FPGA to ASIC gap. In the previous chapter, we described how all prior published attempts to make this comparison were superficial since none of those works focused exclusively on measuring this gap. In this chapter, we present a detailed methodology used to measure this gap and the resulting measurements. A key contribution is the analysis of the impact of logic block architecture, specifically the use of heterogeneous hard logic blocks, on the area, performance and power gap. These quantitative measurements of the FPGA to ASIC gap will benefit both FPGA architects, who aim to narrow the gap, and system designers, who select implementation media based on their knowledge of the gap. As well, this measurement of the gap motivates the latter half of the work in this book which explores the trade-offs that can be made to selectively narrow one dimension of the gap at the expense of another.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Kuon, I., Rose, J. (2010). Measuring the Gap. In: Quantifying and Exploring the Gap Between FPGAs and ASICs. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-0739-4_3
Download citation
DOI: https://doi.org/10.1007/978-1-4419-0739-4_3
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-0738-7
Online ISBN: 978-1-4419-0739-4
eBook Packages: EngineeringEngineering (R0)