Abstract
This chapter details the transaction-accurate architecture design. The transaction-accurate architecture design consists of integrating the OS and the communication software component with the application tasks code and adapting the software to specific communication synchronization protocol. The key contribution in this chapter represents the transaction-accurate architecture definition, organization, and design, using SystemC, for the token ring application running on the 1AX architecture, the Motion JPEG application targeting the Diopsis RDT architecture and the H.264 encoder running on the Diopsis R2DT architecture. The simulation of the transaction-accurate architecture model allows validating the execution of the application tasks code upon an OS and early performance validation of the communication mapping scheme. Different interconnect components, communication mapping schemes, and IP cores positioning over the interconnect component are explored in order to analyze the performances of the various communication paths.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Popovici, K., Rousseau, F., Jerraya, A.A., Wolf, M. (2010). Transaction-Accurate Architecture Design. In: Embedded Software Design and Programming of Multiprocessor System-on-Chip. Embedded Systems. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-5567-8_5
Download citation
DOI: https://doi.org/10.1007/978-1-4419-5567-8_5
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-5566-1
Online ISBN: 978-1-4419-5567-8
eBook Packages: EngineeringEngineering (R0)