Skip to main content

An Analysis of MIPS and SPARC Instruction Set Utilization on the SPEC Benchmarks

  • Chapter
The SPARC Technical Papers

Part of the book series: Sun Technical Reference Library ((SUN LIBRARY))

  • 112 Accesses

Abstract

The dynamic instruction counts of MIPS and SPARC are compared using the SPEC benchmarks. MIPS typically executes more user-level instructions than SPARC. This difference can be accounted for by architectural differences, compiler differences, and library differences. The most significant differences are that SPARC’S double-precision floating-point load/store is an architectural advantage in the SPEC floating-point benchmarks, while MIPS’s compare-and-branch instruction is an architectural advantage in the SPEC integer benchmarks. After the differences in the two architectures are isolated, it appears that although MIPS and SPARC each have strengths and weaknesses in their compliers and library routines, the combined effect of compilers and library routines does not give either MIPS or SPARC a clear advantage in these areas.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Gerry Kane, MIPS R2000 RISC Architecture, Prentice Hall, Englewood Cliffs, NJ, 1987.

    Google Scholar 

  2. “The SPARC Architecture Manual, Version 7,” Part No: 800-1399-08, Sun Microsystems, Inc., Mountain View, California, 1987.

    Google Scholar 

  3. The SPEC Benchmark Report, c/o Waterside Associates, Fremont, California, January, 1990.

    Google Scholar 

  4. Gene McDaniel, “An Analysis of a Mesa Instruction Set Using Dynamic Instruction Frequencies,” ASPLOS Proceedings, published as SIGARCH Computer Architecture News, vol. 10, no. 2, pp. 167–176, Palo Alto, California, March 1982.

    Google Scholar 

  5. Cheryl A. Wiecek, “A Case Study of VAX-11 Instruction Set Usage For Compiler Execution,” ASPLOS Proceedings, published as SIGARCH Computer Architecture News, vol. 10, no. 2, pp. 177–184, Palo Alto, California, March 1982.

    Google Scholar 

  6. L.J. Shustek, Analysis and Performance of Instruction Sets, Doctoral Dissertation, Stanford Linear Accelerator Center, Stanford University, Stanford, California, May, 1978.

    Google Scholar 

  7. A. Lunde, “Empirical Evaluation of Some Features of Instruction Set Processor Architectures,” Communication of the ACM, vol. 20, no. 3, pp. 143–153, March, 1977.

    Article  Google Scholar 

  8. UMIPS-V Reference Manual (pixie and pixstats), MIPS Computer Systems, Sunnyvale, California, 1990.

    Google Scholar 

  9. R.F. Cmelik, Introduction to SpixTools, Sun Microsystems Technical Memorandum, July, 1989.

    Google Scholar 

  10. P. Hsu, Introduction to SHADOW, Sun Microsystems Technical Memorandum, July 1989.

    Google Scholar 

  11. David A. Patterson and John L. Hennessy, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., 1990.

    Google Scholar 

  12. Douglas W. Clark and Henry M. Levy, “Measurement and Analysis of Instruction Use in the VAX-11/780,” Proceedings of the 9th Annual Symposium on Computer Architecture, pp. 9–17, April, 1982.

    Google Scholar 

Download references

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Sun Microsystems, Inc.

About this chapter

Cite this chapter

Cmelik, R.F., Kong, S.I., Ditzel, D.R., Kelly, E.J. (1991). An Analysis of MIPS and SPARC Instruction Set Utilization on the SPEC Benchmarks. In: Catanzaro, B.J. (eds) The SPARC Technical Papers. Sun Technical Reference Library. Springer, New York, NY. https://doi.org/10.1007/978-1-4612-3192-9_32

Download citation

  • DOI: https://doi.org/10.1007/978-1-4612-3192-9_32

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-0-387-97634-1

  • Online ISBN: 978-1-4612-3192-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics