Abstract
We are living in a convenient social society and we are enjoying that convenience in towns, offices, and at home. Moreover, all components, equipment, and devices are connected by networks, which mean we are living in a tightly connected world. However, this world is very greedy for power consumption and it uses resources voraciously, which is the most crucial problem today. Although we should change the world into being more environmentally friendly and greener, we should try to retain its convenience.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Ministry of Economy, Trade and Industry, Japan (2008) Green IT initiatives. http://www.meti.go.jp/english/policy/GreenITInitiativeInJapan.pdf
Sakata T, Itoh K, Horiguchi M, Aoki M (1994) Subthreshold-current reduction circuits for multi-gigabit DRAM’s. IEEE J Solid-State Circ 29(7):761–769
Seta K, Hara H, Kuroda T, Kakumu M, Sakurai T (1995) 50 % active-power saving without speed degradation using standby power reduction (SPR) circuit. ISSCC digest of technical papers, Febr 1995, pp 318–319
Mizuno H, Ishibashi K, Shimura T, Hattori T, Narita S, Shiozawa K, Ikeda S, Uchiyama K (1999) A 18-ıA standby current 1.8-V 200-MHz microprocessor with self-substrate-biased data-retention mode. IEEE J Solid-State Circ 34(11):1492–1500
Horiguchi M, Sakata T, Itoh K (1993) Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI’s. IEEE J Solid-State Circ 28(11):1131–1135
Kawahara T, Horiguchi M, Kawajiri Y, Kitsukawa G, Kure T, Aoki M (1993) Subthreshold current reduction for decoded-driver by self-reverse biasing. IEEE J Solid-State Circ 28(11):1136–1144
Mizuno H, Kawahara T (2001) ChipOS: open power-management platform to overcome the power crisis in future LSIs. ISSCC digest of technical papers, Febr 2001, pp 344–345
Kanno Y, Mizuno H, Yasu Y, Hirose K, Shimazaki Y, Hoshi T, Miyairi Y, Ishii T, Yamada T, Irita T, Hattori T, Yanagisawa K, Irie N (2007) Hierarchical power distribution with power tree in dozens of power domains for 90-nm low-power multi-CPU SoCs. IEEE J Solid-State Circ 42(1):74–83
Tsuchiya R, Ishigaki T, Morita Y, Yamaoka M, Iwamatsu T, Ipposhi T, Oda H, Sugii N, Kimura S, Itoh K, Inoue Y (2007) Controllable inverter delay and suppressing Vth fluctuation technology in silicon on thin BOX featuring dual back-gate bias architecture. IEEE international electron devices meeting (IEDM) 2007, pp 475–478, Dec 2007
Kawahara T, Kawajiri Y, Horiguchi M, Akiba T, Kitsukawa G, Kure T, Aoki M (1994) A charge recycle refresh for Gb-scale DRAM’s in file applications. IEEE J Solid-State Circ 29(6):715–722
Kawahara T, Horiguchi M, Etoh J, Sekiguchi T, Aoki M (1994) Low power chip 8 interconnection by dynamic termination. Digest of technical papers, 1994 symposium on VLSI circuits, pp 45–46
Kawahara T, Takahashi H, Ohno H (2008) SPRAM (SPin-transfer torque RAM) technology for green IT world. IEEE international conference on electron devices and solid-state circuits (EDSSC), Plenary Talk, 2008, pp 1–2
Itoh K, Yamaoka M, Oshima T (2010) Adaptive circuits for the 0.5-V nanoscale CMOS Era. IEICE transactions on electronics, pp 216–233
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media New York
About this chapter
Cite this chapter
Kawahara, T., Mizuno, H. (2013). Introduction. In: Kawahara, T., Mizuno, H. (eds) Green Computing with Emerging Memory. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0812-3_1
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0812-3_1
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0811-6
Online ISBN: 978-1-4614-0812-3
eBook Packages: EnergyEnergy (R0)