Skip to main content

Abstract

Microelectronic packaging is the science of providing interconnections and a suitable operating environment for microelectronic circuits [1.1]. Packaging involves the critical activities of interconnecting, powering, cooling, and protecting semiconductor chips. The technologies, and materials available for microelectronic packaging are numerous. Figure 1.1 diagrams the electronic module assembly schemes in use today. All methods begin with chips (also referred to as bare die) and conclude with a completed module which could be interconnected within a larger system. The multiple levels shown in Figure 1.1 are often referred to as the packaging hierarchy. The number of levels within the hierarchy varies depending on the module assembly path chosen. Figure 1.1 does not show the complete packaging hierarchy. Traditionally, the complete hierarchy could include other elements such as a board or backplane level to which modules or cards are connected, a cable level (sometimes called gate level) in which boards are connected by cable, and a frame or box level which contains the entire system [1.1].

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Microelectronic Packaging Handbook, editors R. R. Tummala and E. J. Rymaszewski, Van Norstrand Reinhold, 1989.

    Google Scholar 

  2. D. P. Seraphim, C. Y. Li, and R. Lasky, Principles of Electronic Packaging, Design and Material Science, McGraw-Hill, 1989.

    Google Scholar 

  3. Multichip Module Technologies and Alternatives - The Basics, editors D. A. Doane and P. Franzon, Van Nostrand Reinhold, 1993.

    Google Scholar 

  4. C. F. Coombs, Printed Circuit Handbook, McGraw-Hill, 1988.

    Google Scholar 

  5. A. J. Prasad, Surface Mount Technology Principles and Practice, Van Norstrand Reinhold, 1989.

    Google Scholar 

  6. A. Kozak, C. Harris, K. Hubbard, J. Rostworowski, and I. Verigin, “MCMs in Telecommunications Designs,” Surface Mount Technology, vol. 5, no. 3, pp. 46–49, March, 1991.

    Google Scholar 

  7. R. O. Carlson, C. W. Eichelberger, R. J. Wojnarowski, L. M. Levinson, and J. E. Kohl, “A High-Density Copper/Polyimide Overlay Interconnection,” Proceedings of the Eighth International Electronics Packaging Conference, pp. 793–804, 1988.

    Google Scholar 

  8. Thin Film Multichip Modules,editors G. Messner, I. Turlik, J. W. Balde, and P. E. Garrow, ISHM Press, 1992.

    Google Scholar 

  9. J. W. Rozenblit, J. L. Prince, and O. A. Palusinski, “Towards a VLSI Packaging Design and Support Environment (PDSE) Concepts and Implementation,” Proceedings of the International Conference on Computer Design, pp. 443–448, 1990.

    Google Scholar 

  10. G. Choksi, B. K. Bhattacharyya, S. Stys, and B. Natarajan, “Computer Aided Electrical Modeling of VLSI Packages,” Proceedings of the 40th Electronic Components and Technology Conference, pp. 169–172, 1990.

    Chapter  Google Scholar 

  11. P. A. Sandborn and H. Hashemi, “A Design Advisor and Model Building Tool for the Analysis of Switching Noise is Multichip Modules,” Proceedings of the International Symposium on Microelectronics (ISHM), pp. 652–657, 1990.

    Google Scholar 

  12. ISO, EXPRESS Language Reference Manual, External Repre- sentation of Product Definition Data,” ISO TC184/SC4/WG5 N14, 1991.

    Google Scholar 

  13. P. A. Sandborn, K. Drake, and R. Ghosh, “Computer Aided Conceptual Design of Multichip Systems,” Proceedings of the Custom Integrated Circuits Conference, pp. 29.4.1–29.4.4, 1993.

    Google Scholar 

  14. D. D. Gajski, and R. H. Kuhn, “Guest Editors’ Introduction: New VLSI Tools,” IEEE Computer, vol. 16, no. 12, pp. 11–14, December, 1983.

    Article  Google Scholar 

  15. W. P. Birmingham, A. P. Gupta, and D. P. Siewiorek, Automating the Design of Computer Systems, The MICON Project, Jones and Bartlett Publishers, 1992.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer Science+Business Media New York

About this chapter

Cite this chapter

Sandborn, P.A., Moreno, H. (1994). Introduction. In: Conceptual Design of Multichip Modules and Systems. The Springer International Series in Engineering and Computer Science, vol 250. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-4841-3_1

Download citation

  • DOI: https://doi.org/10.1007/978-1-4757-4841-3_1

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-5137-3

  • Online ISBN: 978-1-4757-4841-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics