Skip to main content

A Reconfigurable Architecture for Implementing Locally Connected Neural Arrays

  • Conference paper
  • First Online:
Intelligent Computing (SAI 2018)

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 857))

Included in the following conference series:

Abstract

Moore’s law is rapidly approaching a long-predicted decline, and with it the performance gains of conventional processors are becoming ever more marginal. Cognitive computing systems based on neural networks have the potential to provide a solution to the decline of Moore’s law. Identifying common traits in neural systems can lead to the design of more efficient, robust and adaptable processors. Despite the potentials, large-scale neural systems remain difficult to implement due to constraints on scalability. Here we introduce a new hardware architecture for implementing locally connected neural networks that can model biological systems with a high level of scalability. We validate our architecture using a full model of the locomotion system of the Caenorhabditis elegans. Further, we show that our proposed architecture archives a nine-fold increase in clock speed over existing hardware models. Importantly the clock speed for our architecture is found to be independent of system size, providing an unparalleled level of scalability. Our approach can be applied to the modelling of large neural networks, with greater performance, easier configuration and a high level of scalability.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Monroe, D.: Neuromorphic computing gets ready for the (really) big time. Commun. ACM 57(6), 13–15 (2014)

    Article  Google Scholar 

  2. Mead, C.: Neuromorphic electronic systems. Proc. IEEE 78(10), 1629–1636 (1990)

    Article  Google Scholar 

  3. Hodgkin, A.L., Huxley, A.F.: A quantitative description of membrane current and its application to conduction and excitation in nerve. J. Physiol. 117, 500–544 (1952)

    Article  Google Scholar 

  4. Catterall, W.A., Raman, I.M., Robinson, H.P.C., Sejnowski, T.J., Paulsen, O.: The Hodgkin-Huxley heritage: from channels to circuits. J. Neurosci. 32(41), 14 064–14 073 (2012)

    Article  Google Scholar 

  5. McCulloch, W.S., Pitts, W.: A logical calculus of the ideas immanent in nervous activity. Bull. Math. Biophys. 5(4), 115–133 (1943)

    Article  MathSciNet  Google Scholar 

  6. Izhikevich, E.: Simple model of spiking neurons. IEEE Trans. Neural Netw. 14(6), 1569–1572 (2003)

    Article  MathSciNet  Google Scholar 

  7. Bailey, J.A.: Towards the neurocomputer: sn investigation of VHDL neuron models. Ph.D. thesis, University of Southampton (2010)

    Google Scholar 

  8. Furber, S.B., Lester, D.R., Plana, L.A., Garside, J.D., Painkras, E., Temple, S., Brown, A.D.: Overview of the SpiNNaker system architecture. IEEE Trans. Comput. 62(12), 2454–2467 (2013)

    Article  MathSciNet  Google Scholar 

  9. Furber, S.B., Galluppi, F., Temple, S., Plana, L.A.: The SpiNNaker project. Proc. IEEE 102(5), 652–665 (2014)

    Article  Google Scholar 

  10. Painkras, E., Plana, L.A., Garside, J., Temple, S., Davidson, S., Pepper, J., Clark, D., Patterson, C., Furber, S.: SpiNNaker: a multi-core System-on-Chip for massively-parallel neural net simulation. In: Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, vol. 4, pp. 1–4. IEEE, September 2012

    Google Scholar 

  11. Kawasetsu, T., Ishida, R., Sanada, T., Okuno, H.: Live demonstration: a hardware system for emulating the early vision utilizing a silicon retina and SpiNNaker chips. In: 2014 IEEE Biomedical Circuits and Systems Conference (BioCAS) Proceedings, p. 188, October 2014

    Google Scholar 

  12. Akopyan, F., Sawada, J., Cassidy, A., Alvarez-Icaza, R., Arthur, J., Merolla, P., Imam, N., Nakamura, Y., Datta, P., Nam, G.-J., Taba, B., Beakes, M., Brezzo, B., Kuang, J.B., Manohar, R., Risk, W.P., Jackson, B., Modha, D.S.: TrueNorth: design and Tool Flow of a 65 mW 1 million neuron programmable neurosynaptic chip. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 34(10), 1537–1557 (2015)

    Article  Google Scholar 

  13. Benjamin, B.V., Gao, P., McQuinn, E., Choudhary, S., Chandrasekaran, A.R., Bussat, J., Alvarez-Icaza, R., Arthur, J.V., Merolla, P.A., Boahen, K.: Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102(5), 699–716 (2014)

    Article  Google Scholar 

  14. Lanzerotti, M.Y., Fiorenza, G., Rand, R.A.: Microminiature packaging and integrated circuitry: the work of E. F. Rent, with an application to on-chip interconnection requirements. IBM J. Res. Dev. 49(4.5), 777–803, July 2005

    Article  Google Scholar 

  15. Landman, B., Russo, R.: On a pin versus block relationship for partitions of logic graphs. IEEE Trans. Comput. C-20(12), 1469–1479 (1971)

    Article  Google Scholar 

  16. Bassett, D.S., Greenfield, D.L., Meyer-Lindenberg, A., Weinberger, D.R., Moore, S.W., Bullmore, E.T.: Efficient physical embedding of topologically complex information processing networks in brains and computer circuits. PLOS Comput. Biol. 6(4), e1 000 748+ (2010). http://dx.doi.org/10.1371/journal.pcbi.1000748

  17. Bailey, J.A., Wilcock, R., Wilson, P.R., Chad, J.E.: Behavioral simulation and synthesis of biological neuron systems using synthesizable VHDL. Neurocomputing 74(14–15), 2392–2406 (2011)

    Article  Google Scholar 

  18. Azalan, M.S.Z., Paulraj, M.P., bin Yaacob, S.: Classification of hand movement imagery tasks for brain machine interface using feed-forward network. In: 2014 2nd International Conference on Electronic Design (ICED), vol. 3, pp. 431–436. IEEE, August 2014

    Google Scholar 

  19. Deng, B., Zhang, M., Su, F., Wang, J., Wei, X., Shan, B.: The implementation of feedforward network on field programmable gate array. In: 2014 7th International Conference on Biomedical Engineering and Informatics, no. BMEI, pp. 483–487. IEEE, October 2014

    Google Scholar 

  20. Upadhyay, D., Tarun, N., Nayak, T.: ANN based intelligent controller for inverted pendulum system. In: 2013 Students Conference on Engineering and Systems (SCES), pp. 1–6. IEEE, April 2013

    Google Scholar 

  21. Arce, P., Arce, P.: Forecasting high frequency financial time series using parallel FFN with CUDA and ZeroMQ. In: 2012 9th Asia-Pacific Symposium on Information and Telecommunication Technologies (APSITT, November 2012

    Google Scholar 

  22. White, J.G., Southgate, E., Thomson, J.N., Brenner, S.: The structure of the nervous system of the Nematode Caenorhabditis elegans. Philos. Trans. Roy. Soc. B Biol. Sci. 314(1165), 1–340 (1986)

    Article  Google Scholar 

  23. Claverol, E.T.: An event-driven approach to biologically realistic simulation of neural aggregates. Ph.D. dissertation, University of Southampton (2000)

    Google Scholar 

Download references

Acknowledgements

The authors gratefully acknowledge the permission to reproduce the image of the C. elegans nervous system taken by Dr. Ilya Zheludev working with Professor John Chad at the University of Southampton.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to J. E. G-H-Cater .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

G-H-Cater, J.E., Clarke, C.T., Metcalfe, B.W., Wilson, P.R. (2019). A Reconfigurable Architecture for Implementing Locally Connected Neural Arrays. In: Arai, K., Kapoor, S., Bhatia, R. (eds) Intelligent Computing. SAI 2018. Advances in Intelligent Systems and Computing, vol 857. Springer, Cham. https://doi.org/10.1007/978-3-030-01177-2_6

Download citation

Publish with us

Policies and ethics