Abstract
The exponential growth of power and area of flash converters with resolution has spurred the development of many other architectures. Subranging architectures split the conversion process in two or more steps. After a coarse conversion a second fine conversion finalizes the process. The complication in this architecture is in the seamless connection between both steps. Mitigating techniques as overrange and monkey switching are analyzed and discussed with examples. Subranging methods and pipeline converters are solutions for medium-to-high speed demands.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
Some similarity exists with the way a monkey climbs a tree and this author climbs a ladder.
- 2.
See data sheets from ADI, TI, and NXP. Some products numbers: AD9640, AD6645, ADS5474, and ADC1410. In some data sheets these converters are called pipeline converters. In the terminology of this book they are classified as three-step converters.
References
A.G.F. Dingwall, V. Zazzu, An 8-MHz CMOS Subranging 8-bit A/D Converter. IEEE J. Solid-State Circuits 20, 1138–1143 (1985)
N. Fukushima, T. Yamada, N. Kumazawa, Y. Hasegawa, M. Soneda, A CMOS 40MHz 8b 105mW Two-Step ADC, in International Solid-State Circuits Conference, Digest of Technical Papers (1989), pp. 14–15
M. Haas, D. Draxelmayr, F. Kuttner, and B. Zojer, A monolithic triple 8-bit CMOS video coder. IEEE Trans. Consum. Electron. 36, 722–729 (1990)
K. Kusumoto, A. Matsuzawa, K. Murata, A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC. IEEE J. Solid-State Circuits 28, 1200–1206 (1993)
B.P. Brandt, J. Lutsky, A 75-mW, 10-b, 20-MSPS CMOS sub- ranging ADC with 9.5 effective bits at Nyquist. IEEE J. Solid-State Circuits 34, 1788–1795 (1999)
T. Matsuura, T. Tsukada, S. Ohba, E. Imaizumi, H. Sato, S. Ueda, An 8b 20MHz CMOS half-flash A/D converter, in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (1988), pp. 220–221
J. Mulder et al., A 21mW 8b 125MS/s ADC Occupying 0.09mm2 in 0.13μm CMOS”, in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (2004), pp. 260–261
H. Kimura, A. Matsuzawa, T. Nakamura, S. Sawada, A 10-b 300-MHz interpolated-parallel A/D converter. IEEE J. Solid-State Circuits 28, 438–446 (1993)
Y. Shimizu, S. Murayama, K. Kudoh, H. Yatsuda, A. Ogawa, A 30mW 12b 40MS/s Subranging ADC with a high-gain offset-canceling positive-feedback amplifier in 90nm digital CMOS, in International Solid-State Circuits Conference, Digest of Technical Papers (2006), pp. 802–803
Y. Shimizu, S. Murayama, K. Kudoh, H. Yatsuda, A split-load interpolation-amplifier-array 300MS/s 8b subranging ADC in 90nm CMOS, in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (2008), pp. 552–553
K. Ohhata, K. Uchino, Y. Shimizu, K. Oyama, K. Yamashita, Design of a 770-MHz, 70-mW, 8-bit subranging ADC using reference voltage precharging architecture. IEEE J. Solid-State Circuits 44, 2883–2890 (2009)
Y.-H. Chung, J.-T. Wu, A 16-mW 8-bit 1-GS/s digital-subranging ADC in 55-nm CMOS. IEEE Trans. VLSI Integr. Syst. 23, 557–566 (2015)
C. Mangelsdorf, H. Malik, S.-H. Lee, S. Hisano, M. Martin, A two-residue architecture for multistage ADCs. in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (1993), pp. 64–65
H. van der Ploeg, M. Vertregt, M. Lammers, A 15-bit 30-MS/s 145-mW three-step ADC for imaging applications. IEEE J. Solid-State Circuits 41, 1572–1577 (2006)
M.-J. Seo, A single-amplifier dual-residue pipelined-SAR ADC. Electronics 10, 421 (2021)
S.H. Lewis, P.R. Gray, A pipelined 5-MS/s 9-bit analog-to-digital converter. IEEE J. Solid-State Circuits 22, 954–961 (1987)
L. A. Singer, T.L. Brooks, A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter, in Proceedings Symposium on VLSI Circuits (1996), pp. 94–95
C. Moreland, F. Murden, M. Elliott, J. Young, M. Hensley, R. Stop, A 14b 100MS/s subranging ADC. IEEE J. Solid-State Circuits 35, 1791–1798 (2000)
H. van der Ploeg, G. Hoogzaad, H.A.H. Termeer, M. Vertregt, R.L.J. Roovers, A 2.5V, 12b, 54MS/s, 0.25um CMOS ADC, in International Solid-State Circuits Conference, Digest of Technical Papers (2001), pp. 132–133
C.C. Lee, M.P. Flynn, A SAR-assisted two-stage pipeline ADC. IEEE J. Solid-State Circuits 46, 859–869 (2011)
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this chapter
Cite this chapter
Pelgrom, M.J.M. (2022). Subranging and Two-Step Analog-to-Digital Conversion. In: Analog-to-Digital Conversion. Springer, Cham. https://doi.org/10.1007/978-3-030-90808-9_14
Download citation
DOI: https://doi.org/10.1007/978-3-030-90808-9_14
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-90807-2
Online ISBN: 978-3-030-90808-9
eBook Packages: EngineeringEngineering (R0)