Abstract
Building on [12] and [6], we present at the gate level the construction of a multi-core MIPS machine with “basic” pipelined processors and prove that it works. “Basic” means that the processors only implement the part of the instruction set architecture (ISA) that is visible in user mode; we call it ISA-u. Extending it to the full architecture ISA-sp, that is visible in system programmers mode, we would have to add among other things the following mechanisms: i) local and inter processor interrupts, ii) store buffers, and iii) memory management units (MMUs). We plan to do this as future work. In Sect. 1.1 we present reasons why we think the results might be of interest. In Sect. 1.2 we give a short overview of the book.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Kovalev, M., Müller, S.M., Paul, W.J. (2014). Introduction. In: A Pipelined Multi-core MIPS Machine. Lecture Notes in Computer Science, vol 9000. Springer, Cham. https://doi.org/10.1007/978-3-319-13906-7_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-13906-7_1
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-13905-0
Online ISBN: 978-3-319-13906-7
eBook Packages: Computer ScienceComputer Science (R0)