Skip to main content

A Cache Consistency Protocol with Improved Architecture

  • Conference paper
  • First Online:
Advanced Hybrid Information Processing (ADHIP 2017)

Abstract

The effective cache consistency protocol plays an important role in improving the processor performance. This paper designed an improved architecture of consistency protocol for multi-core environment, adding the D-Cache virtual bus to achieve the point-to-point consistency transaction transmission which avoided the bus idle phenomenon caused by the polling query method that the broadcast consistency transaction must be observed. The experimental results show that the architecture can improve the bus utilization.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Hsia, A., Chen, C.W., Liu, T.J.: Energy-efficient synonym data detection and consistency for virtual cache. Microprocess. Microsyst. 40(C), 27–44 (2016)

    Google Scholar 

  2. Selvin, L.S., Palanichamy, Y.: Push-pull cache consistency mechanism for cooper caching in mobile ad hoc environments. 24(5), 3459–3470 (2016)

    Google Scholar 

  3. Guo, S., Wang, H., et al.: Hierarchical cache directory for CMP. J. Comput. Sci. Technol. 25(2), 246–256 (2010)

    Google Scholar 

  4. Li, G.: Research on Cache Consistency Model in On-chip Multiprocessor Architecture. University of Science and Technology of China, pp. 57–65 (2013)

    Google Scholar 

  5. Shu, J., Lu, Y., Zhang, J., et al.: Research study of storage system technology based on nonvolatile memory. Sci. Technol. Rev. (14) (2016)

    Google Scholar 

Download references

Acknowledgments

This work is supported by Research on Compiling Technology Based on FPGA Reconfigurable Hybrid System (No. 61003036). The authors would like to thank all of the co-authors of this work.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jingmei Li .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2018 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Tian, Q., Li, J., Zheng, F., Zhao, S. (2018). A Cache Consistency Protocol with Improved Architecture. In: Sun, G., Liu, S. (eds) Advanced Hybrid Information Processing. ADHIP 2017. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 219. Springer, Cham. https://doi.org/10.1007/978-3-319-73317-3_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-73317-3_3

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-73316-6

  • Online ISBN: 978-3-319-73317-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics