Abstract
This paper proposes a new adaptable FPGA logic element based on fracturable 6-LUTs, which fundamentally alters the longstanding belief that a 4-LUT is the most efficient area/delay tradeoff. We will describe theory and benchmarking results showing a 15% performance increase with 12% area decrease vs. a standard BLE4. The ALM structure is one of a number of architectural improvements giving Altera’s 90nm Stratix II architecture a 50% performance advantage over its 130nm Stratix predecessor.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ahmed, Rose, J.: The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density. In: Proc. ACM Symp. FPGAs, pp. 3–12 (2000)
Anderson, J., Najm, F., Tuan, T.: Active Leakage Power Optimization for FPGAs. In: Proc. ACM Symp. FPGAs, pp. 33–41 (2004)
Betz, V., Rose, J.: Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input Sharing and Size. In: Proc. Custom Integrated Circuits Conference, pp. 551–554 (1997)
Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Subicron FPGAs. Kluwer, Dordrecht (1999)
Brown, S., Francis, R., Rose, J., Vranesic, Z.: Field-Programmable Gate Arrays. Kluwer, Dordrecht (1992)
Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs. IEEE Trans. CAD 13(1), 1–12 (1994)
Cong, J., Peck, J., Ding, Y.: RASP: A General Logic Synthesis System for SRAMbased FPGAs. In: Proc. ACM Symp. FPGAs, pp. 137–143 (1996)
He, J., Rose, J.: Advantages of Heterogeneous Logic Block Architecture for FPGAs. In: Proc. IEEE Custom Integrated Circuits Conf (CICC), pp. 7.4.1–7.4.5 (1993)
Kaviani, Brown, S.: Hybrid FPGA Architecture. In: Proc. ACM Synp. FPGAs, pp. 3–9 (1996)
Kouloheris, J., El Gamal, A.: FPGA Performance vs. Cell Granularity. In: Proc. of Custom Integrated Circuits Conference, May 1991, pp. 6.2.1–6.2.4 (1991)
Lemieux, G., Lewis, D.: Using Sparse Crossbars Within LUT Clusters. In: Proc. ACM Symp. FPGAs, pp. 59–68 (2001)
Rose, J., Francis, R.J., Lewis, D., Chow, P.: Architecture of Field-Programmable Gate Arrays: The Effect of Logic Functionality on Area Efficiency. IEEE Journal of Solid-State Circuits, 1217–1225 (1990)
Rose, J., Francis, R.J., Chow, P., Lewis, D.: The Effect of Logic Block Complexity on Area of Programmable Gate Arrays. In: Proc. IEEE Custom Integrated Circuits Conference (CICC), pp. 5.3.1–5.3.5 (1989)
Singh, S.: The Effect of Logic Block Architecture on FPGA Performance., M.A.Sc. Thesis, University of Toronto (1991)
Singh, S., Rose, J., Chow, P., Lewis, D.: The Effect of Logic Block Architecture on FPGA Performance. IEEE Journal of Solid-State Circuits 27(3), 282–287 (1992)
Trimberger, S., Duong, K., Conn, B.: Architecture Issues and Solutions for a High- Capacity FPGA. In: Proc. ACM Synp. FPGAs, pp. 3–9 (1997)
Veenstra, K., Pedersen, B., Schleicher, J., Sung, C.: Optimizations for a Highly Cost- Efficient Programmable Logic Architecture. In: Proc. ACM Symp. FPGAs, pp. 20–24 (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hutton, M. et al. (2004). Improving FPGA Performance and Area Using an Adaptive Logic Module. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_16
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive