Abstract
Hybrid reconfigurable systems integrate DSPs and general purpose processors with an FPGA fabric. These systems may support features such as efficient start-up and shut-down, dynamic voltage scaling, and reconfiguration, that are exploited for energy-efficient application design. Duty cycle is the proportion of time during which a system is operated. Multi-rate applications consist of tasks that execute at different rates. Designing an energy-efficient hybrid reconfigurable system with duty cycle specification that implements a multi-rate application using devices with multiple operating states presents several challenges such as modeling, rapid performance estimation, and efficient design space exploration. We present a design framework that addresses these challenges. Using our framework, we illustrate the design of two energy efficient systems: automated target detection and adaptive beamforming.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Actel ProASICPLUS http://www.actel.com/
Benini, L., Bogliolo, A., De Micheli, G.: A Survey of Design Techniques for System-level Dynamic Power Management. IEEE Tran. on VLSI Systems 8(3) (June 2000)
Devlin, M.: Product Focus DSP: How to Make Smart Antenna Arrays. Xcell Journal Q1 (2003)
Dick, C.: FPGA: Enabling the Software/Reconfigurable Radio. Advanced Radio Technologies (2003)
Intel PXA 255 Processors, http://www.intel.com/design/intelxscale/
Ledeczi, A., Davis, J., Neema, S., Agrawal, A.: Modeling Methodology for Integrated Simulation of Embedded Systems. ACM Transactions on Modeling and Computer Simulation (January 2003)
Lee, E.A., Messerschmitt, D.G.: Synchronous Data Flow. Proc. of IEEEÂ 75 (September 1987)
Lieverse, P., Van Der Wolf, P., Vissers, K., Deprettere, E.: A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems. JVLSI Signal Processing for Signal, Image and Video Technology (November 2001)
Model-based Integrated Simulation, http://milan.usc.edu/
Mohanty, S., Prasanna, V.K.: A Hierarchical Approach for Energy Efficient Application Design Using Heterogeneous Embedded Systems. Compilers, Arch., and Synthesis for Embedded Sys. (2003)
Ou, J., Choi, S., Prasanna, V.K.: Energy Efficient Hardware/Software Co-Synthesis on Platform FPGAs. Journal on Embedded Systems (June 2004)
PowerPC 405 Embedded Cores, http://www.ibm.com/
Singer, P.: The Optimal Detector. In: SPIE Conf.: Signal and Data Processing for Small Targets (2002)
TI TMS320 Series DSPs, http://dspvillage.ti.com/
Xilinx Virtex-II Pro and Xilinx System Generator for Simulink (Matlab), http://www.xilinx.com/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mohanty, S., Prasanna, V.K. (2004). A Framework for Energy Efficient Design of Multi-rate Applications Using Hybrid Reconfigurable Systems. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_67
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_67
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive