Abstract
This paper introduces a framework for low power co-design and optimization based on a library of pre-modeled components. The used library is enhanced with a set of features to make its use more efficient for automated co-design of real-time embedded systems. The library contains components of different architectures and types to make benefit of power-performance tradeoffs. The modeled components range from simple components to a more complex ones and IPs (Intellectual property). The modeled software components includes the instruction-level power model for selected processors and a set of optimized library routines widely used in selected areas such as in DSP. The co-synthesis process is performed based on an evolutionary algorithm for multi-objective design space exploration. To make the best utilization of the library features, the co-synthesis process is enhanced by an allocation/binding refinement step. This extra step allows trade off between performance and power. It refines the allocation/binding such that the required performance is satisfied without extra unnecessary power loss. Experiments are conducted to demonstrate the applicability of our approach using a set of benchmarks, part of them is taken from real-life examples.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Münzenberger, R., Dörfel, M., Hofmann, R., Slomka, F.: A General Time Model for the Specification and Design of Embedded Real-Time Systems. Microelectronics Journal 34, 989–1000 (2003)
Marculescu, R., Marculescu, D., Pedram, M.: Information Theoretic Measures for Power Analysis. IEEE trans. On Computer Aided Design of Integrated Circuits and Systems 15, 599–610 (1996)
Nemani, M., Najm, F.: High-level Area and Power Estimation for VLSI Circuits. IEEE trans. On Computer-Aided Design of Integrated Circuits and Systems (1999)
Landman, P., Rabaey, J.: Architectural Power Analysis: the Dual Bit Type Method. IEEE Trans. on VLSI, 173–187 (1995)
Mehra, R., Rabaey, J.: Behavioural Level Power Estimation and Exploration. In: Int. workshop on low power design, California, USA (1994)
Tiwari, V., Malik, S., Wolfe, A.: Power Analysis of Embedded Software: A First Step towards Software Power Minimization. IEEE Trans. on VLSI, 437–445 (1994)
Tiwari, V., Malik, S., Wolfe, A., Lee, M.: Instruction Level Power Analysis and Optimization of Software. Journal of VLSI Signal Processing, 1–18 (1996)
Tiwari, V., Lee, M.: Power Analysis of a 32-bit Embedded Microcontroller. VLSI Design Journal 7(3) (1998)
Llopis, R.: High Level Power Estimation. In: PATMOS 1997, Belguim (1997)
Stammermann, A., Kruse, L., Nebel, W., Pratsch, A.: System Level Optimization and Design Space Exploration for Low Power. In: Proc. of the Int. Symp. on Systems Synthesis, Canada (2001)
Ljolo, M., Raghunathan, A., Dey, L.S., Sangiovanni-Vincentelli, A.: Efficient Power Estimation Techniques for HW/SW systems. In: Proceedings of the IEEE VOLTA 1999 International Workshop on Low Power Design, Como, Italy, pp. 191–199 (1999)
Montgomery, D., Peck, E., Vining, G.: Introduction to Linear Regression Analysis. John Wiley & Sons Inc., Chichester (2001)
Altera Documentations, Available at http://www.altera.com
Dalton Project, Available at http://www.cs.ucr.edu/datlton/tutorial/index.html
Mohsen, A., Hofmann, R.: Characterizing Power Consumption and Delay of Functional/Library Components for Hardware/Software Co-design of Embedded Systems. In: RSP 2004, Geneva (2004) (to appear)
Slomka, F., Dörfel, M., Münzenberger, R., Hofmann, R.: Hardware/Software Codesign and Rapid Prototyping of Embedded Systems. IEEE Design & Test of Computers, 28–28 (2000)
Blickle, M., Teich, J., Thiehle, L.: System-level Synthesis Using Evolutionary Algorithm. Design Automation for Embedded Systems 3(1), 23–58 (1998)
Zitzler, E., Laumanns, M., Thiele, L.: SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization. In: Evolutionary Methods for Design, Optimization, and Control, Spain (2002)
Topcuouglu, H., Hariri, S., Wu, M.: Performance-effective and Low-complexity Task Scheduling for Heterogeneous Computing. IEEE trans. on Parallel and Distributed Systems 13(3), 260–274 (2002)
Schmitz, M., Al-Hashimi, B., Eles, P.: Synthesizing Energy-efficient Embedded Systems with LOPOCOS. Design Automation for Embedded Systems 6, 401–424 (2002)
The Wallenberg Laboratory for Research on Information Technology and Autonomous Systems, Available at http://www.ida.liu.se/ext/witas
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mohsen, A., Hofmann, R. (2004). Power Modeling, Estimation, and Optimization for Automated Co-design of Real-Time Embedded Systems. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_66
Download citation
DOI: https://doi.org/10.1007/978-3-540-30205-6_66
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23095-3
Online ISBN: 978-3-540-30205-6
eBook Packages: Springer Book Archive