Abstract
In this paper we present and carefully analyze a transition energy cost model aimed for efficient power estimation of performance critical deep submicron buses. We derive an accurate transition energy cost matrix, scalable to buses of arbitrary bit width, which includes properties that closer capture effects present in high-performance VLSI buses. The proposed energy model is verified against Spectre simulations of an implementable bus, including drivers. The average discrepancy between results from Spectre and the suggested model is limited to 4.5% when fringing effects of edge wires is neglected. The proposed energy model can account for effects that limit potential energy savings from bus transition coding.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Liu, D., Svensson, C.: Power Consumption Estimation in CMOS VLSI Chips. IEEE J. of Solid-State Circuits 29, 663–670 (1994)
Chandra, G., Kapur, P., Saraswat, K.C.: Scaling Trends for the On Chip Power Dissipation. In: Proc. of the IEEE 2002 International Interconnect Technology Conference, pp. 154–156 (2002)
Sotiriadis, P.P.: Interconnect Modeling and Optimization in Deep Sub-Micron Technologies. Ph.D. Thesis, Massachusetts Institute of Technology (May 2002)
Macii, E., Poncino, M., Salerno, S.: Combining wire swapping and spacing for lowpower deep-submicron buses. In: Proc. 13th ACM Great Lakes Symposium on VLSI, pp. 198–202 (2003)
Sakurai, T.: Design challenges for 0.1 μm and beyond. In: Proc. Asia and South Pacific Design Automation Conf, pp. 293–296 (2001)
Sotiriadis, P.P., Chandrakasan, A.P.: A bus energy model for deep submicron technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 10(3), 341–350 (2002)
Hiraki, M., Kojima, H., Misawa, H., Akazawa, T., Hatano, Y.: Data-dependent logic swing internal bus architecture for ultralow-power LSIs. IEEE J. Solid-State Circuits 30, 397–401 (1995)
Kapur, P., Chandra, G., Saraswat, K.C.: Power Estimation in Global Interconnects and its Reduction Using a Novel Repeater Optimization Methodology. In: Proc. 39th Design Automation Conference, pp. 461–466 (2002)
Sotiriadis, P.P., Konstantakopoulos, T., Chandrakasan, A.P.: Analysis and implementation of charge recycling for deep sub-micron buses. In: International Symposium on Low Power Electronics and Design, August 6-7, pp. 364–369 (2001)
Sotiriadis, P.P., Chandrakasan, A.P.: Bus energy reduction by transition pattern coding using a detailed deep submicrometer bus model. IEEE Transactions on Circuits and Systems I 50(10), 1280–1295 (2003)
Rabaey, J., Chandrakasan, A.P., Nikolic, B.: Digital Integrated Circuits, a design perspective, 2nd edn. ISBN: 0-13-597444-5
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Caputa, P., Fredriksson, H., Hansson, M., Andersson, S., Alvandpour, A., Svensson, C. (2004). An Extended Transition Energy Cost Model for Buses in Deep Submicron Technologies. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_87
Download citation
DOI: https://doi.org/10.1007/978-3-540-30205-6_87
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23095-3
Online ISBN: 978-3-540-30205-6
eBook Packages: Springer Book Archive