Skip to main content

Slack Optimization of Timing-Critical Nets

  • Conference paper
Algorithms - ESA 2003 (ESA 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2832))

Included in the following conference series:

Abstract

The construction of buffered Steiner trees becomes more and more important in the physical design process of modern chips. In this paper we focus on delay optimization of timing-critical buffered Steiner tree instances in the presence of obstacles. As a secondary goal, we are interested in minimizing power consumption.

Since the problem is NP-hard, we first study an efficient method to compute upper bounds on the achievable slack. This leads to the interesting subproblem to find shortest weighted paths under special length restrictions on routing over obstacles. We prove that the latter problem can be solved efficiently by Dijkstra’s method. In the main part we describe a new approach for the buffered Steiner tree problem. The core step is an iterative clustering method to build up the tree topology.

We provide a case study for the effectiveness of the proposed method to construct buffered Steiner trees. Our computational experiments on four different chip designs demonstrate that the proposed method yields results which are relatively close to the slack bounds. Moreover, we improve significantly upon a standard industry tool: we simultaneously improve the slack and largely reduce power consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Alpert, C.J., Devgan, A.: Wire segmenting for improved buffer insertion. In: Proceedings of the 34th Design Automation Conference, pp. 588–593 (1995)

    Google Scholar 

  2. Alpert, C.J., Gandham, G., Hrkic, M., Hu, J., Kahng, A.B., Lillis, J., Liu, B., Quay, S.T., Sapatnekar, S.S., Sullivan, A.J.: Buffered Steiner trees for difficult instances. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21, 3–13 (2002)

    Article  Google Scholar 

  3. Alpert, C.J., Hu, T.C., Huang, J.H., Kahng, A.B., Karger, D.: Prim-Dijkstra tradeoffs for improved performance-driven routing tree design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 14, 890–896 (1995)

    Article  Google Scholar 

  4. Chu, C.C.N., Wong, D.F.: Closed form solutions to simultaneous buffer insertion/ sizing and wire sizing, In: Proceedings of ISPD, pp. 192–197 (1997)

    Google Scholar 

  5. Di Battista, G., Eades, P., Tamassia, R., Tollis, I.G.: Graph drawing: Algorithms for the visualization of graphs. Prentice Hall, Englewood Cliffs (1999)

    MATH  Google Scholar 

  6. Garey, M.R., Johnson, D.S.: The rectilinear Steiner tree problem is NPcomplete. SIAM Journal on Applied Mathematics 32, 826–834 (1977)

    Article  MathSciNet  MATH  Google Scholar 

  7. Hanan, M.: On Steiner’s problem with rectilinear distance. SIAM Journal on Applied Mathematics 14, 255–265 (1966)

    Article  MathSciNet  MATH  Google Scholar 

  8. Huang, L.-D., Lai, M., Wong, D.F., Gao, Y.: Maze routing with buffer insertion under transition time constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22, 91–96 (2003)

    Article  Google Scholar 

  9. Klick, I.: Das Inverterbaum-Problem im VLSI-Design. In: Diplomarbeit. Research Institute for Discrete Mathematics, Bonn (2001)

    Google Scholar 

  10. Lai, M., Wong, D.F.: Maze routing with buffer insertion and wiresizing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21, 1205–1209 (2002)

    Article  Google Scholar 

  11. Lillis, J., Cheng, C.K., Lin, T.Y.: Optimal wire sizing and buffer insertion for low and a generalized delay model. IEEE Journal of Solid-State Circuits 31, 437–447 (1996)

    Article  Google Scholar 

  12. Tang, X., Tian, R., Xiang, H., Wong, D.F.: A new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraints. In: Proceedings of ICCAD 2001, pp. 49–56 (2001)

    Google Scholar 

  13. van Ginneken, L.P.P.P.: Buffer placement in distributed RC-trees networks for minimal Elmore delay. In: Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 865–868 (1990)

    Google Scholar 

  14. Zachariasen, M.: A catalog of Hanan grid problems. Networks 38, 76–83 (2001)

    Article  MathSciNet  MATH  Google Scholar 

  15. Zhou, H., Wong, D.F., Liu, I.-M., Aziz, A.: Simultaneous routing and buffer insertion with restrictions on buffer locations. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems 19, 819–824 (2000)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Müller-Hannemann, M., Zimmermann, U. (2003). Slack Optimization of Timing-Critical Nets. In: Di Battista, G., Zwick, U. (eds) Algorithms - ESA 2003. ESA 2003. Lecture Notes in Computer Science, vol 2832. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39658-1_65

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-39658-1_65

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-20064-2

  • Online ISBN: 978-3-540-39658-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics