Abstract
An allocation algorithm at the bit-level specially suited for data dominated applications is presented. In addition to classical low power methods, it implements novel design strategies to reduce power consumption. These new features consist of the successive transformation of specification operations until a circuit implementation with minimum power consumption in functional and storage units is obtained. Thus, some of the specification operations are executed over a set of narrower functional units, linked by some glue logic to propagate partial results and carry signals as necessary. Due to the operation transformations performed, the types of the functional units may be different from those of the operations executed over them. Experimental results show a substantial power consumption reduction in the implementations obtained, compared to other low power algorithms. In addition, circuit areas are dramatically smaller.
Supported by Spanish Government Grant CICYT TIC-2002/750
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Chandrakasau, A., Brodersen, R.: Low Power Digital CMOS Design. Kluwer Academic Publishers, Dordrecht (1995)
Ercegovac, M., Kirovski, D., Potkonjak, M.: Low-power behavioural synthesis optimization using multiple precision arithmetic. In: Proceedings of DAC (1999)
Liu, J., Chou, P.H., Bagherzadeh, N., Kurdahi, F.: Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded systems. In: Proceedings of DAC (2001)
Zhang, Y., Hu, X.S., Chen, D.Z.: Task Scheduling and Voltage Selection for Energy Minimization. In: Proceedings of DAC (2002)
Benini, L., Bogliolo, A., De Micheli, C.: A survey of design techniques for system-level dynamic power management. IEEE Transactions on VLSI systems (June 2000)
Mussoll, E., Cortadella, J.: High-level synthesis techniques for reducing the activity of functional units. In: Proceedings of ISSS, pp. 99–104 (1999)
Kim, D., Choi, K.: Power conscious high level synthesis using loop folding. In: Proceedings of DAC, pp. 441–445 (1997)
Shin, D., Choi, K.: Lower power high level synthesis by increasing data correlation. In: Proceedings of ISLPED, pp. 441–445 (1997)
Gailhard, S., Sentieys, O., Julien, N., Martin, E.: Area/Time/Power Space Exploration in Module Selection for DSP High Level Synthesis. In: Proceedings of PATMOS (1997)
Choi, J., Jeon, J., Choi, K.: Power Minimization of Functional Units by Partially Guarded Computation. In: Proceedings of ISLPED, pp. 131–136 (2000)
Molina, M.C., Mendías, J.M., Hermida, R.: Multiple-Precision Circuits Allocation Independent of Data-Objects Length. In: Proceedings of DATE (2002)
Molina, M.C., Mendías, J.M., Hermida, R.: Bit-level Scheduling of Heterogeneous Behavioural Specifications. In: Proceedings of ICCAD (2002)
Molina, M.C., Mendías, J.M., Hermida, R.: High-Level Allocation to Minimize Internal Hardware Wastage. In: Proceedings of DATE (2003)
Katkoori, S., Vemuri, R.: Architectural Power Estimation Based On Behavior Level Profiling. Journal on VLSI Design, Special Issue on Low Power (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Molina, M.C., Sautua, R.R., Mendías, J.M., Hermida, R. (2003). Bit-Level Allocation for Low Power in Behavioural High-Level Synthesis. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_68
Download citation
DOI: https://doi.org/10.1007/978-3-540-39762-5_68
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20074-1
Online ISBN: 978-3-540-39762-5
eBook Packages: Springer Book Archive