Abstract
This paper illustrates a formal technique for describing timing properties and resource constraints of pipelined out of order superscalar processor instructions at a high level. The degree of parallelism depends on the multiplicity of hardware functional units as well as data dependencies among instructions. Thus, the timing properties of a superscalar program are difficult to analyze and predict. We describe how to model the instruction level architecture of a superscalar processor using ACSR and how to derive the temporal behavior of an assembly program using ACSR laws. Our approach is to model superscalar processor registers as ACSR resources, instructions as ACSR processes, and use ACSR priorities to achieve maximum possible instruction-level parallelism.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Colin, A., Puaut, I.: Worst case execution time analysis techenique for a processor with branch prediction. Real-Time Systems 18(2/3), 249–274 (2000)
Clarke, D.: VERSA: Verification, Execution and Rewrite System For ACSR, Technical Report. University of Pennsylvania (1994)
Lee, I., Brmond-Grgoire, P., Gerber, R.: A Process Algebraic Approach to the Specification and Analysis of Resources-bound Real-time Systems. Technical Report MS-CIS-93-08, Univ. of Pennsylvania (1993). To appear in IEEE Proceedings (1994)
Choi, J.Y., Lee, I., Kang, I.: Timing Analysis of Superscalar Processor Programs Using ACSR. IEEE Real-Time Systems Newsletter 10(1/2) (1994)
Johnson, M.: Superscalar Microprocessor Design. Prentice-Hall, Englewood Cliffs (1991)
Kim, S.-K., Min, S.L., Ha, R.: Efficient Worst Case Timing Analysis of Data Caching. In: Proceedings of the 1996 IEEE Real-Time Technology and Applications Symposium, pp. 230–240 (1996)
Cook, T., Franzon, P., Harcourt, E., Miller, T.: System-Level Specification of Instruction Sets. In: Proc. of the International Conference on Computer Design (1993)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yoo, HJ., Choi, JY. (2003). Process Algebraic Model of Superscalar Processor Programs for Instruction Level Timing Analysis. In: Malyshkin, V.E. (eds) Parallel Computing Technologies. PaCT 2003. Lecture Notes in Computer Science, vol 2763. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45145-7_15
Download citation
DOI: https://doi.org/10.1007/978-3-540-45145-7_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40673-0
Online ISBN: 978-3-540-45145-7
eBook Packages: Springer Book Archive