Chain \protect\mbox{FeRAMs}

Abstract

A chain FeRAM (TM) is a solution for future high-density and high-speed nonvolatile memory. One memory cell consists of one transistor and one ferroelectric capacitor connected in parallel, and one memory cell block consists of a member of cells in series. This configuration realizes a small memory cell of 4 F$^{2}$ size in the ideal case and a fast random access time. In this chapter, overview and design techniques for chain FeRAM are presented. Not only chain architecture but also several design techniques for realizing 1. high-speed, 2. high-density, and 3. low-voltage operation are discussed. 0.25 micro meter 8 Mb chain FeRAMs using these techniques are demonstrated.