Abstract
This paper describes the starting position for research beginning at the Department of Computing Science, University of Glasgow. The research will investigate a novel microprocessor design incorporating reconfigurable logic in its ALU, allowing the processor’s function units to be customised to suit the currently running application. We argue that this architecture will provide a performance gain for a wide range of applications without additional programmer effort. The paper gives some background information into similar research, argues the benefits of this idea compared to current research, and lists some of the questions that need to be answered to make this idea a reality. We end by specifying the initial work plan for the project.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Abrash, M.: Ramblings In Real Time. Dr. Dobbs Source Book (November/December 1996)
Burns, J., Donlin, A., Hogg, J., Singh, S., deWit, M.: A Dynamic Reconfiguration Run-Time System. In: IEEE Workshop on FPGAs for Custom Computing Machines (April 1997)
Cyrix Corporation. Cyrix MediaGX Processor Frequently Asked Questions (January 1999)
Donlin, A.: Self Modifying Circuitry — A Platform for Tractable Virtual Circuitry. In: 8th International Workshop on Field Programmable Logic and Applications (September 1998)
Times, E.E.: Intel preps plan to bust bugs in Pentium MPUs (June 30, 1997)
Hartenstein, R.W., Schmidt, K., Reinig, H., Weber, M.: A Novel Compilation Technique for a Machine Paradigm Based on Field-Programmable Logic. In: International Workshop on Field Programmable Logic and Applications (September 1991)
Hauser, J.R., Wawrzynek, J.: Garp: A MIPS Processor with a Reconfigurable Coprocessor. In: IEEE Workshop on FPGAs for Custom Computing Machines (September 1997)
Intel Corporation. Intel Architecture Software Developer’s Manual, Vol.1: Basic Architecture. Intel Corporation (January 1998)
Sawitzki, S., Gratz, A., Spallek, R.G.: CoMPARE: A Simple Reconfigurable Processor Architecture Exploiting Instruction Level Parallelism. In: Proceedings of the 5th Australasian Conference on Parallel and Real-Time Systems (1998)
Singh, S., Paterson, J., Burns, J.: PostScript rendering inVirtualHardware. In: 7th International Workshop on Field Programmable Logic and Applications (September 1997)
Small, C., Seltzer, M.: A Comparison of OS Extension Technologies. In: Proceedings of the USENIX 1996 annual technical conference (January 1996)
Triscend Corporation. Triscend corporation web page (January 1999)
Wirthlin, M.J., Hutchings, B.L.: A Dynamic Instruction Set Computer. In: IEEEWorkshop on FPGAs for Custom Computing Machines (April 1995)
Wirthlin, M.J., Hutchins, B.L., Gilson, K.L.: The Nano Processor: a Low Resource Reconfigurable Processor. In: IEEE Workshop on FPGAs for Custom Computing Machines (April 1994)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dales, M. (1999). The Proteus Processor — A Conventional CPU with Reconfigurable Functionality. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_49
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_49
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive