Skip to main content

Loading OpenMP to Cell: An Effective Compiler Framework for Heterogeneous Multi-core Chip

  • Conference paper
A Practical Programming Model for the Multi-Core Era (IWOMP 2007)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4935))

Included in the following conference series:

Abstract

The Cell employs a multi-core-on-chip design that integrates 9 processing elements, local memory and communication hardware into one chip. We present a source to source OpenMP compiler framework which translates the program with OpenMP directives to the necessary codes for PPE and SPE to exploit the parallelism of a sequential program through the different processing elements of the Cell. Some effective mapping strategies are also presented to conduct the thread creating and data handling between the different processors and reduce the overhead of system performance. The experimental results show that such compiler framework and mapping strategy can be effective for the heterogeneous multi-core architecture.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Eichenberger, A.E., O’Brien, J.K., et al.: Using advanced compiler technology to exploit the performance of the cell broadband engine architecture. IBM System Journal 45(1), 59–84 (2006)

    Article  Google Scholar 

  2. Pham, D., et al.: The Design and Implementation of a First-Generation CELL Processor. In: Proceeding of 2005 IEEE International Solid-State Circuits Conference, pp. 184–185 (2005)

    Google Scholar 

  3. IBM Corporation: PowerPC Microprocessor Family: AltiVec Technology Programming Environments Manual (2004)

    Google Scholar 

  4. Bellens, P., Perez, J.M., Badia, R.M., Labarta, J.: CellSs: a Programming Model for the Cell BE Architecture. In: Proceedings of 2006 ACM/IEEE conference on Supercomputing, pp. 200–210 (2006)

    Google Scholar 

  5. IBM Corporation: IBM Full-System Simulator User’s Guide version 2.0 (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Barbara Chapman Weiming Zheng Guang R. Gao Mitsuhisa Sato Eduard Ayguadé Dongsheng Wang

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wei, H., Yu, J. (2008). Loading OpenMP to Cell: An Effective Compiler Framework for Heterogeneous Multi-core Chip. In: Chapman, B., Zheng, W., Gao, G.R., Sato, M., Ayguadé, E., Wang, D. (eds) A Practical Programming Model for the Multi-Core Era. IWOMP 2007. Lecture Notes in Computer Science, vol 4935. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-69303-1_12

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-69303-1_12

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-69302-4

  • Online ISBN: 978-3-540-69303-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics