Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4644))

Abstract

Energy efficiency is a top requirement in embedded system design. Understanding the complex issue of software power consumption in early design phases is of extreme importance to make the right design decisions. Power simulators offer flexibility and allow a detailed view on the sources of power consumption. In this paper we present XEEMU, a fast, cycle-accurate simulator, which aims at the most accurate modeling of the XScale architecture possible. It has been validated using measurements on real hardware and shows a high accuracy for runtime, instantaneous power, and total energy consumption estimation. The average error is as low as 3.0% and 1.6% for runtime and energy consumption estimation, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. ARTEMIS Strategic Research Agenda Working Group: Strategic research agenda, 1st edn. (2006)

    Google Scholar 

  2. Clark, L.T.: An embedded 32-b microprocessor core for low-power and high-performance applications. IEEE Journal of Solid-State Circuits 36(11), 1599–1608 (2001)

    Article  Google Scholar 

  3. Mudge, T., Austin, T., Grunwald, D.: The SimpleScalar-Arm power modeling project, http://www.eecs.umich.edu/~panalyzer/

  4. Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th Annual International Symposium on Computer Architecture (June 2000)

    Google Scholar 

  5. Contreras, G., Martonosi, M., Peng, J., Ju, R., Lueh, G.Y.: XTREM: a power simulator for the Intel XScale core. SIGPLAN Not. 39(7), 115–125 (2004)

    Article  Google Scholar 

  6. Rabaey, J.M.: The Spice Home Page, http://bwrc.eecs.bekeley.edu/Classes/IcBook/SPICE/

  7. Tiwari, V., Malik, S., Wolfe, A.: Power analysis of embedded software: a first step towards software power minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2(4), 437–445 (1994)

    Article  Google Scholar 

  8. Tiwari, V., Malik, S., Wolfe, A., Lee, M.: Instruction-level power analysis and optimization of software. VLSI Signal Processing (13), 223–238 (1996)

    Google Scholar 

  9. Varma, A., Debes, E., Kozintsev, I., Jacob, B.: Instruction-level power dissipation in the Intel XScale embedded microprocessor. In: Sudharsanan, S., Bove Jr., V.M., Panchanathan, S. (eds.) Proceedings of SPIE, Embedded Processors for Multimedia and Communications II, San Jose, California, USA, vol. 5683, pp. 1–8. SPIE (2005)

    Google Scholar 

  10. Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. computer 2(35), 59–67 (2002)

    Article  Google Scholar 

  11. Ye, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.: The design and use of SimplePower: A cycle-accurate energy estimation tool. In: Proc. of 37th DAC, Los Angeles, California, pp. 340–345 (2000)

    Google Scholar 

  12. Intel corporation: Intel 80200 Processor based on Intel XScale Microarchitecture: Developer’s Manual. Order Number: 273411-003 (March 2003)

    Google Scholar 

  13. Intel corporation: High Performance Memory Controller for the Intel 80200 Processor. Order Number: 273494-001 (March 2001)

    Google Scholar 

  14. Department of Software Engineering, University of Szeged: GCC code-size benchmark environment (CSiBE), http://www.csibe.org/

  15. Wasabi Systems Inc.: Wasabi Systems GNU tools version 031121 for Intel XScale microarchitecture http://www.intel.com/design/intelxscale/dev_tools/031121/wasabi_031121.htm

Download references

Author information

Authors and Affiliations

Authors

Editor information

Nadine Azémard Lars Svensson

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Herczeg, Z., Kiss, Á., Schmidt, D., Wehn, N., Gyimóthy, T. (2007). XEEMU: An Improved XScale Power Simulator. In: Azémard, N., Svensson, L. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2007. Lecture Notes in Computer Science, vol 4644. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_29

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-74442-9_29

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-74441-2

  • Online ISBN: 978-3-540-74442-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics