Skip to main content

Online Hardware Task Scheduling and Placement Algorithm on Partially Reconfigurable Devices

  • Conference paper
Reconfigurable Computing: Architectures, Tools and Applications (ARC 2008)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4943))

Included in the following conference series:

Abstract

In this paper, we propose an online hardware task scheduling and placement algorithm and evaluate it performance. Experimental results on large random task set show that our algorithm outperforms the existing algorithms in terms of reduced total wasted area up to 89.7%, has 1.5 % shorter schedule time and 31.3% faster response time.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Lysaght, P., Dunlop, J.: Dynamic Reconfiguration of FPGAs. In: More FPGAs, pp. 82–94, EE&CS Books, Abingdon (1993)

    Google Scholar 

  2. Eldredge, J.G., Hutchings, B.L.: Density Enhancement of a Neural Network Using FPGAs and Run-Time Reconfiguration. In: Proceeding of IEEE workshop on FPGAs for custom computing machines, pp. 180–188 (1994)

    Google Scholar 

  3. Villasenor, J., Jones, C., Schoner, B.: Video Communications Using Rapidly Reconfigurable Hardware. IEEE Transactions on circuits and systems for video technology 5(6), 565–567 (1995)

    Article  Google Scholar 

  4. Vuillemin, J., Bertin, P., Roncin, D., Shand, M., Touati, H., Boucard, P.: Programmable Active Memories: Reconfigurable Systems Come of Age. IEEE Transactions on VLSI Systems 4(1), 56–69 (1996)

    Article  Google Scholar 

  5. Eggers, H., Lysaght, P., Dick, H., McGregor, G.: Fast Reconfigurable Crossbar Switching in FPGAs. In: Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, pp. 297–306 (1996)

    Google Scholar 

  6. Wirthlin, M.J., Hutchings, B.L.: Sequencing Run-Time Reconfigured Hardware with Software. In: ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 122–128 (1996)

    Google Scholar 

  7. Steiger, C., Walder, H., Platzner, M.: Heuristics for Online Scheduling Real-Time Tasks to Partially Reconfigurable Devices. In: Cheung, P.Y.K., Constantinides, G.A., de Sousa, J.T. (eds.) FPL 2003. LNCS, vol. 2778, pp. 575–584. Springer, Heidelberg (2003)

    Google Scholar 

  8. Steiger, C., Walder, H., Platzner, M.: Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-Time Tasks. IEEE transaction on Computers 53(11), 1393–1407 (2004)

    Article  Google Scholar 

  9. Chen, Y., Hsiung, P.: Hardware Task Scheduling and Placement in Operating Systems for Dynamically Reconfigurable SoC. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds.) EUC 2005. LNCS, vol. 3824, pp. 489–498. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Roger Woods Katherine Compton Christos Bouganis Pedro C. Diniz

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Marconi, T., Lu, Y., Bertels, K., Gaydadjiev, G. (2008). Online Hardware Task Scheduling and Placement Algorithm on Partially Reconfigurable Devices. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2008. Lecture Notes in Computer Science, vol 4943. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-78610-8_33

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-78610-8_33

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-78609-2

  • Online ISBN: 978-3-540-78610-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics