Skip to main content
SpringerLink
Log in

Proposal for LDPC Code Design System Using Multi-Objective Optimization and FPGA-Based Emulation

  • Conference paper
Evolvable Systems: From Biology to Hardware (ICES 2008)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5216))

Included in the following conference series:

Abstract

The paper proposes a low density parity check (LDPC) code design system to facilitate the design of communication systems using LDPC codes for error correction. The proposed LDPC code design system has three advantages (utilization of MOGA to search codes, speed enhancement achieved through parallelization and FPGAs, and employment of more precise simulation models) and solves problems encountered when LDPC codes are used in practical applications. Preliminary evaluation results for the proposed system are presented, which demonstrate that the system can function successfully.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Gallager, R.: Low-Density Parity-Check Codes. MIT Press, Cambridge (1963)

    Google Scholar 

  2. Mackay, D., Neal, R.M.: Near shannon limit performance of low density parity check codes. Electron Lett. 32(18), 1645–1646 (1996)

    Article  Google Scholar 

  3. Lin, S., Costello, J.D.: Error Control Coding, 2nd edn. PEARSON Prentice Hall (2004)

    Google Scholar 

  4. Shannon, C.E., Weaver, W.: The Mathematical Theory of Communication. University of Illinois Press (1963)

    Google Scholar 

  5. Seki, K., Itabashi, T., Higuchi, T., Kasai, Y., Takahashi, E.: Performance evaluation of low latency LDPC code. Technical report, IEEE P802.3an July 2004 Plenary (2004)

    Google Scholar 

  6. Coello, C.C.: A comprehensible survey of evolutionary -based multi-objective optimization techniques. Knowledge and Information Systems 1(3), 269–308 (1999)

    Google Scholar 

  7. Goldberg, D.E.: Genetic Algorithms in Search, Optimization, and Machine Learning. Addison-Wesley, Reading (1989)

    MATH  Google Scholar 

  8. Cantú-Paz, E.: A summary of research on parallel genetic algorithms. IlliGAL Report 97003, University of Illinois (1997)

    Google Scholar 

  9. Forum, M.P.I.: MPI-2: Extensions to the message-passing interface (2003), http://www.mpi-forum.org

  10. Culler, D.E., Singh, J.P., Gupta, A.: Parallel Computer Archtecture, A Hardware/Software Approach. Morgan Kaufmann, San Francisco (1999)

    Google Scholar 

  11. Goldberg, D.E., Korb, B., Deb, K.: Messy genetic algorithms: Motivation, analysis, and first results. Complex Systems 3, 493–530 (1989)

    MATH  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Toho University, 2-2-1 Miyama, Funabashi, Chiba, 274-8510, Japan

    Yukari Ishida, Hirotaka Nosato & Tatsumi Furuya

  2. National Institute of Advanced Industrial Science and Technology (AIST), Central 2, 1-1-1 Umezono, Tsukuba, Ibaraki, 305-8568, Japan

    Eiichi Takahashi, Masahiro Murakawa, Isamu Kajitani & Tetsuya Higuchi

Authors
  1. Yukari Ishida
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Hirotaka Nosato
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Eiichi Takahashi
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Masahiro Murakawa
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Isamu Kajitani
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Tatsumi Furuya
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Tetsuya Higuchi
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. NASA Ames Research Center, University of California Santa Cruz, UARC Mail Stop 269-3, CA 94035, Moffett Field, USA

    Gregory S. Hornby

  2. Faculty of Information Technology, Brno University of Technology, Bozetechova 2, 612 66, Brno, Czech Republic

    Lukáš Sekanina

  3. Faculty of Information Technology, Dept. of Computer and Information Science, Norwegian University of Science and Technology, 7491, Gloshaugen, Norway

    Pauline C. Haddow

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ishida, Y. et al. (2008). Proposal for LDPC Code Design System Using Multi-Objective Optimization and FPGA-Based Emulation. In: Hornby, G.S., Sekanina, L., Haddow, P.C. (eds) Evolvable Systems: From Biology to Hardware. ICES 2008. Lecture Notes in Computer Science, vol 5216. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-85857-7_21

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-85857-7_21

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-85856-0

  • Online ISBN: 978-3-540-85857-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation