Abstract
This paper presents the use of decentralized self-organization concepts for the efficient dynamic parameterization of hardware components and the autonomic distribution of tasks in a symmetrical multi-core processor system. Using results obtained with an autonomic system on chip simulation model, we show that Learning Classifier Tables, a simplified XCS-based reinforcement learning technique optimized for a low-overhead hardware implementation and integration, achieves nearly optimal results for dynamic workload balancing during run time for a standard networking application at task level. Further investigations show the quantitative differences in optimization quality between scenarios when local and global system information is included in the classifier rules. Autonomic workload management or task repartitioning at run time relieves the software application developers from exploring this NP-hard problem during design time, and is able to react to dynamic changes in the MP-SoC operating environment.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Singhal, R.: Inside Intel Next Generation Nehalem Microarchitecture, http://blogs.intel.com/idf/2008/08/sample_idf_sessions_inside_neh.php
Held, J., Bautista, J., Koehl, S.: From a Few Cores to Many: A Tera-scale Computing Research Overview. White Paper, www.intel.com
Henkel, J.: Closing the SoC design gap. Computer 36(9), 119–121 (2003)
Wang, Z.: Mapping Parallelism to Multi-cores: A Machine Learning Based Approach. In: 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 75–84 (2009)
Streichert, T., Strengert, C., Haubelt, C., Teich, J.: Dynamic Task Binding for Hardware/Software Reconfigurable Networks. In: SBCCI 2006, pp. 38–43 (2006)
Li, J., Ma, X., Singh, K., Schulz, M., de Supinski, B., McKee, S.: Machine Learning Based Online Performance Prediction for Runtime Parallelization and Task Scheduling. In: ISPASS, pp. 89–100 (2009)
Bernauer, A., et al.: An Architecture for Runtime Evaluation of SoC Reliability. In: Informatik für Menschen. Lecture Notes in Informatics, vol. P-93, pp. 177–185 (2006)
Zeppenfeld, J., Bouajila, A., Stechele, W., Herkersdorf, A.: Learning Classifier Tables for Autonomic Systems on Chip. Lecture Notes in Informatics, vol. 134, pp. 771–778. Springer, Gesellschaft für Informatik (2008)
Wilson, S.: Classifier fitness based on accuracy. Evolutionary Computation 3, 149–175 (1995)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zeppenfeld, J., Herkersdorf, A. (2010). Autonomic Workload Management for Multi-core Processor Systems. In: Müller-Schloer, C., Karl, W., Yehia, S. (eds) Architecture of Computing Systems - ARCS 2010. ARCS 2010. Lecture Notes in Computer Science, vol 5974. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11950-7_6
Download citation
DOI: https://doi.org/10.1007/978-3-642-11950-7_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11949-1
Online ISBN: 978-3-642-11950-7
eBook Packages: Computer ScienceComputer Science (R0)