Skip to main content

An Automated Framework for Power-Critical Code Region Detection and Power Peak Optimization of Embedded Software

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation (PATMOS 2010)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 6448))

Abstract

In power-constrained mobile systems such as RF-powered smart-cards, power consumption peaks can lead to supply voltage drops threatening the reliability of these systems. In this paper we focus on the automated detection and reduction of power consumption peaks caused by embedded software. We propose a complete framework for automatically profiling embedded software applications by means of the power emulation technique and for identifying the power-critical software source code regions causing power peaks. Depending on the power management features available on the given device, an optimization strategy is chosen and automatically applied to the source code. In comparison to the manual optimization of power peaks, the automatic approach decreases the execution time overhead while only slightly increasing the required code size.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Haid, J., Kargl, W., Leutgeb, T., Scheiblhofer, D.: Power management for RF-powered vs. battery-powered devices. In: TMCS (2005)

    Google Scholar 

  2. Grumer, M., Wendt, M., Steger, C., Weiss, R., Neffe, U., Muehlberger, A.: Automated software power optimization for smart card systems with focus on peak reduction. In: AICCSA (2007)

    Google Scholar 

  3. Grumer, M., Wendt, M., Lickl, S., Steger, C., Weiss, R., Neffe, U., Muehlberger, A.: Software power peak reduction on smart card systems based on iterative compiling. Emerging Directions in Embedded and Ubiquitous Computing (2007)

    Google Scholar 

  4. Wendt, M., Grumer, M., Steger, C., Weiss, R., Neffe, U., Muehlberger, A.: System level power profile analysis and optimization for smart cards and mobile devices. In: SAC (2008)

    Google Scholar 

  5. Muresan, R., Gebotys, C.: Current flattening in software and hardware for security applications. In: CODES+ISSS (2004)

    Google Scholar 

  6. Li, X., Vahedi, H., Muresan, R., Gregori, S.: An integrated current flattening module for embedded cryptosystems. In: ISCAS (2005)

    Google Scholar 

  7. Vahedi, H., Muresan, R., Gregori, S.: On-chip current flattening circuit with dynamic voltage scaling. In: ISCAS (2006)

    Google Scholar 

  8. Genser, A., Bachmann, C., Haid, J., Steger, C., Weiss, R.: An emulation-based real-time power profiling unit for embedded software. In: SAMOS (2009)

    Google Scholar 

  9. Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, p. 388. Springer, Heidelberg (1999)

    Chapter  Google Scholar 

  10. Finkenzeller, K.: RFID Handbook. John Wiley & Sons Ltd., Chichester (2003)

    Book  Google Scholar 

  11. Bachmann, C., Genser, A., Steger, C., Weiss, R., Haid, J.: Automated power characterization for run-time power emulation of soc designs. In: 13th Euromicro DSD (2010) (in press)

    Google Scholar 

  12. http://www.coremark.org/

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bachmann, C., Genser, A., Steger, C., Weiß, R., Haid, J. (2011). An Automated Framework for Power-Critical Code Region Detection and Power Peak Optimization of Embedded Software. In: van Leuken, R., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2010. Lecture Notes in Computer Science, vol 6448. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17752-1_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-17752-1_2

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-17751-4

  • Online ISBN: 978-3-642-17752-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics