Abstract
Network-on-Chip (NoC) has proven itself as a viable alternative for the on-chip communication among processing cores in recent years. In Diametrical 2D Mesh architecture, advantages of routing include smaller network diameter as well as larger bisection width. Again, fast network access requires a well-constructed optimal routing algorithm. Our proposed routing algorithm ensures that the packet will always reach the destination through the shortest path and it is deadlock free.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Reshadi, M., Khademzadeh, A., Reza, A., Bahmani, M.: A Novel Mesh Architecture for On-Chip Networks. D & R Industry Articles, http://www.design-reuse.com/articles/23347/on-chip-network.html
A survey of Architectural Design and Implementation Tradeoffs in Network on Chip System, http://www.danmarconett.com/downloads/NoCSurveyPaper.pdf/
Benini, L., De Micheli, G.: Networks on Chips: A new SoC Paradigm. IEEE Computer, 70–78 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ghosal, P., Das, T.S. (2012). Routing in NoC on Diametrical 2D Mesh Architecture. In: Rahaman, H., Chattopadhyay, S., Chattopadhyay, S. (eds) Progress in VLSI Design and Test. Lecture Notes in Computer Science, vol 7373. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-31494-0_52
Download citation
DOI: https://doi.org/10.1007/978-3-642-31494-0_52
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-31493-3
Online ISBN: 978-3-642-31494-0
eBook Packages: Computer ScienceComputer Science (R0)