Skip to main content

Cache Memory Energy Exploitation in VLIW Architectures

  • Conference paper
  • First Online:
Advanced Techniques in Computing Sciences and Software Engineering

Abstract

This is a comparative study of cache energy dissipations in Very Long Instruction Word (VLIW) and the classical superscalar microprocessors. While being architecturally different, the two types are analyzed in this work on the basis of similar underlying silicon fabrication platforms. The outcomes of the study reveal how energy is exploited in the cache system of the former which makes it more appealing to low-power applications with respect to the latter.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. D. Bourger and T. Austin, The simplescalar Tool Set Version 2.0, Computer Architecture News, pages 13–24, June 1997

    Google Scholar 

  2. J. A. Fisher, “Very long instruction word architectures and the ELI-512,” in Twenty-Five Years of Proceedings of the International Symposia on Computer Architecture, June 1998, pp. 263–273

    Google Scholar 

  3. A. Hussain, “Power and Interconnect Analysis in Very Long Instruction Word Architecture,” Thesis, University of Illinois at Urbana- Champagne, 2004

    Google Scholar 

  4. Shen and Lipasti Modern Processor Design, MiGrow-Hill, International Edition, 2005,pp -9

    Google Scholar 

  5. Texas Instruments Technical Staff, TMS320C6000 CPU and Instruction Set Guide. Texas Instruments, Inc., Oct. 2000

    Google Scholar 

  6. www.simplescalar.com

  7. www.trimaran.org

  8. www.m5sim.org

  9. AMD Athlon X2 white paper

    Google Scholar 

  10. P. Shivakumar and N. Jouppi, “CACTI 3.0: An Integrated Cache Timing, Power and Area Model,” WRL Research Report, 2003

    Google Scholar 

  11. Kadayif et al. “Leakage Energy Management in Cache Hierarchies,” PACT 2002

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this paper

Cite this paper

Mohamed, N., Botros, N., Alweh, M. (2010). Cache Memory Energy Exploitation in VLIW Architectures. In: Elleithy, K. (eds) Advanced Techniques in Computing Sciences and Software Engineering. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3660-5_60

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-3660-5_60

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-3659-9

  • Online ISBN: 978-90-481-3660-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics